Cell delay analysis based on rate-of-current change
Abstract
References
Recommendations
Statistical logic cell delay analysis using a current-based model
DAC '06: Proceedings of the 43rd annual Design Automation ConferenceA statistical model for the purpose of logic cell timing analysis in the presence of process variations is presented. A new current-based cell delay model is utilized, which can accurately compute the output waveform for input waveforms of arbitrary ...
High slew rate current mode transconductance error amplifier for low quiescent current output-capacitorless CMOS LDO regulator
This paper presents a CMOS low quiescent current output-capacitorless low-dropout regulator (LDO) based on a high slew rate current mode transconductance amplifier (CTA) as error amplifier. Using local common-mode feedback (LCMFB) in the proposed CTA, ...
Design of a three-stage ring-type voltage-controlled oscillator with a wide tuning range by controlling the current level in an embedded delay cell
This paper presents a new design for a three-stage voltage-controlled differential ring oscillator embedded with a delay cell for a wide tuning range from 59MHz to 2.96GHz by adjusting the current level in the delay cell. The ring oscillator consists of ...
Comments
Information & Contributors
Information
Published In
Sponsors
- EDAA: European Design Automation Association
- The EDA Consortium
- IEEE-CS\DATC: The IEEE Computer Society
Publisher
European Design and Automation Association
Leuven, Belgium
Publication History
Qualifiers
- Article
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 622Total Downloads
- Downloads (Last 12 months)271
- Downloads (Last 6 weeks)37
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in