Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/1131481.1131626guideproceedingsArticle/Chapter ViewAbstractPublication PagesdateConference Proceedingsconference-collections
Article
Free access

Cell delay analysis based on rate-of-current change

Published: 06 March 2006 Publication History

Abstract

A cell delay model based on rate-of-current-change is presented, which accounts for the impact of the shape of the noisy waveform on the output voltage waveform. More precisely, a pre-characterized table of time derivatives of the output current as a function of input voltage and output load values is constructed. The data in this table, in combination with the Taylor series expansion of the output current, is utilized to progressively compute the output current waveform, which is then integrated to produce the output voltage waveform. Experimental results show the effectiveness and efficiency of this new delay model.

References

[1]
J. Qian, S. Pullela, L. Pillage, "Modeling the effective capacitance for the RC interconnect of CMOS gates," Transactions On Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, pp. 1526--1535, 1994.
[2]
K. Agarwal, D. Sylvester, D. Blaauw, "An effective capacitance based driver output model for on-chip RLC interconnects," Proceedings of Design Automation Conference (DAC), pp. 376--381, 2003.
[3]
S. Nazarian, M. Pedram, E. Tuncer, and T. Lin, "Sensitivity-based gate delay propagation in static timing analysis," Proceedings of International Symposium on Quality of Electronic Designs (ISQED), Mar. 2005, pp. 536--541.
[4]
M. Hashimoto, Y. Yamada, H. Onodera, "Equivalent waveform propagation for static timing analysis," IEEE Trans. Computer-Aided Design of Integ. Circuits & Systems, Vol. 23, No.4, pp. 498--508, 2004.
[5]
J.F. Croix, D. F. Wong, "Blade and razor: cell and interconnect delay analysis using current-based models," Proceedings of Design Automation Conference (DAC), pp. 386--389, 2003.
[6]
I. Keller, K. Tseng, N. Verghese, "A robust cell-level crosstalk delay change analysis," Proceedings of International Conference on Computer-Aided Design (ICCAD), pp.147--154, 2004.
[7]
A. Korshak, J. C. Lee, "An effective current source cell model for VDSM delay calculation," Proceedings of International Symposium on Quality of Electronic Designs (ISQED), pp. 296--300, 2001.
[8]
P. Buch, W. J. Dai "Understanding ECSM and CCSM," http://www.magma-da.com/c/@SQJEgjiSilJ_6/Pages/MWAUnderstandingECSMandCCSM.html.
[9]
http://www.mathworld.com.
[10]
"Hspice: The golden standard for Accurate Circuit Simulation," http://www.synopsys.com/products/mixedsignal/hspice/hspice.html.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image Guide Proceedings
DATE '06: Proceedings of the conference on Design, automation and test in Europe: Proceedings
March 2006
1390 pages
ISBN:3981080106

Sponsors

  • EDAA: European Design Automation Association
  • The EDA Consortium
  • IEEE-CS\DATC: The IEEE Computer Society

Publisher

European Design and Automation Association

Leuven, Belgium

Publication History

Published: 06 March 2006

Qualifiers

  • Article

Acceptance Rates

DATE '06 Paper Acceptance Rate 267 of 834 submissions, 32%;
Overall Acceptance Rate 518 of 1,794 submissions, 29%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 622
    Total Downloads
  • Downloads (Last 12 months)271
  • Downloads (Last 6 weeks)37
Reflects downloads up to 10 Nov 2024

Other Metrics

Citations

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media