SpotCore: a power-efficient embedded processor for intelligent sensor networks
Article No.: 2, Pages 1 - 8
Abstract
Sensor platforms designed with mobility in mind, such as body networks, have inherent scalability problems arising from the conflicting demand for high processing capabilities (to collect, compress, and filter data) and the need for low-power, resource-constrained hardware. This paper presents a CPU design which seeks to optimize processing for a sensor network by improving performance in a power-efficient and scalable manner. We demonstrate the crucial design decisions and trade-offs required in developing such a processing platform and demonstrate that a minimalist design saves power without adverse impact on performance. In addition, we address the problem of scalability in a multithreaded environment through the development of a novel scheduling algorithm implemented directly in hardware.
References
[1]
http://www.arm.com/products/cpus/.
[2]
ARM Ltd. ARM Architecture Reference Manual.
[3]
Crossbow Technology, Inc. Imote2 High-perfromance Wireless Sensor Network Node.
[4]
A. Dunkels, B. Grönvall, and T. Voigt. Contiki - a lightweight and flexible operating system for tiny networked sensors. In Proceedings of the First IEEE Workshop on Embedded Networked Sensors (Emnets-I), Tampa, Florida, USA, Nov. 2004.
[5]
A. Dunkels, O. Schmidt, T. Voigt, and M. Ali. Protothreads: Simplifying Event-driven Programming of Memory-Constrained Embedded Systems. In Sensys' 06, November 2006.
[6]
V. Ekanayake, I. Clinton Kelly, and R. Manohar. An Ultra Low-Power Processor for Sensor Networks. In Architectural Support for Programming Languages and Operating Systems, 2004.
[7]
J. L. Hennessey and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 2003.
[8]
J. Hill, R. Szewczyk, A. Woo, S. Hollar, and K. P. David Culler. System architecture directions for networked sensors. In ASPLOS-IX, 2000.
[9]
T. Instruments. MSP430 Ultra-Low-Power Microcontrollers.
[10]
Intel. Intel Architecture Software Developer's Manual: Instruction Set Reference.
[11]
Intel. Intel Itanium Architecture Software Developer's Manual, 2006.
[12]
R. M. Kling. Intel mote: An Enhanced Sensor Network Node.
[13]
N. Lane and A. Campbell. The influence of Microprocessor Instructions on the energy consumption of wireless sensor networks. In Third Workshop on Embedded Networked Sensors (EmNets 2006), 2006.
[14]
C. Lynch and F. O'Reilly. Processor Choice For Wireless Sensor Networks. In Workshop on Real- World Wireless Sensor Networks, 2005.
[15]
A. Mota, L. B. Oliveira, F. F. Rocha, R. Riserio, A. A. F. Loureiro, C. J. C. Jr., H. C. Wong, and E. Nakamura. WISENEP: A Network Processor for Wireless Sensor Networks. ISCC, 0:8--14, 2006.
[16]
L. Nazhandali. Architectural Optimisation for Performance- and Energy-Constrained Sensor Processors. PhD thesis, University of Michigan, 2006.
[17]
L. Nazhandali, M. Minuth, B. Zhai, J. Olson, T. Austin, and D. Blaauw. A Second-Generation Sensor Network Processor with Application-Driven Memory Optimizations and Out-of-Order Execution. In ACM/IEEE International Conference on Compilers, Architecture, and Sythesis for Embedded Systems, September 2005.
[18]
D. Reed and R. Fairbairns. Nemesis Kernel Overview, May 1997.
[19]
S. Rhee, D. Seetharam, S. Liu, N. Wang, and J. Xiao. i-Bean Network: An Ultra-Low Power Wireless Sensor Network. In Ubicomp, 2003.
[20]
S. Sadasivan. An Introduction to the ARM Cortex-M3 Processor. Technical report, ARM Ltd., 2006.
[21]
C.-K. Tham. Sensor Network and Configuration: Fundamentals, Techniques, Platforms and Experiments. Springer-Verlag, June/July 2006.
[22]
A. Wang and A. P. Chandrakasan. A 180mV FFT processor using subthreshold circuit techniques. In Digest of technical papers, 2004 IEEE International Solid State Circuits Conference, volume 1, pages 310--319, 2004.
[23]
B. Warneke and K. Pister. An Ultra-Low Energy Microcontroller for Smart Dust Wireless Sensor Networks. In International Solid-State Circuits Conference, 2004.
Index Terms
- SpotCore: a power-efficient embedded processor for intelligent sensor networks
Recommendations
Scalable register bypassing for FPGA-based processors
In this paper, a scalable scheme, configurable via register-transfer level parameters, for full register bypassing in a modern embedded processor architecture, termed ByoRISC, is presented. The register bypassing specification is parameterized regarding ...
An efficient cluster-based communication protocol for wireless sensor networks
A wireless sensor network is a network of large numbers of sensor nodes, where each sensor node is a tiny device that is equipped with a processing, sensing subsystem and a communication subsystem. The critical issue in wireless sensor networks is how ...
Developing Wireless Sensor Nodes for Real-World Applications
LCN '07: Proceedings of the 32nd IEEE Conference on Local Computer NetworksThis paper describes the development of a wireless sensor node platform, driven by the requirements of two real-world applications. Although there are several commercial, off the shelf platforms available, none was found to be suitable against the needs ...
Comments
Information & Contributors
Information
Published In
Sponsors
- Create-Net
- ICST
- AICT
Publisher
ICST (Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering)
Brussels, Belgium
Publication History
Published: 11 June 2007
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 111Total Downloads
- Downloads (Last 12 months)40
- Downloads (Last 6 weeks)13
Reflects downloads up to 12 Jan 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in