Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/1509633.1509662acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
research-article

A 1 GHz CMOS comparator with dynamic offset control technique

Published: 19 January 2009 Publication History

Abstract

A dynamic offset control technique that employs charge compensation by timing control is proposed for comparator design in scaled CMOS technology. The analysis has been verified by fabricating a 65 nm CMOS 1.2 V 1 GHz comparator that occupies 25 x 65 μm2 and consumes 380 μW. Circuits for offset control occupies 21% of the areas and 12% of the power consumption of the whole comparator chip.

References

[1]
J. Atherton et al., "An Offset Reduction Technique for Use with CMOS Integrated Comparators and Amplifiers," IEEE Journal of Solid-State Circuits, vol. 27, No. 8, pp. 1168--1175, Aug. 1992.
[2]
D. Weinlader et al., "An eight channel 36G Sample/s CMOS timing analyzer," in IEEE ISSCC Dig. Tech. Papers, pp. 170--171, Feb. 2000,.
[3]
K. L. J. Wong et al., "Offset Compensation in Comparators with Minimum Input-Referred Supply Noise," IEEE Journal of Solid-State Circuits, vol. 39, No. 5, pp. 837--840, May 2004.
[4]
G. V. der Plas et al., "A 0.16 pJ/Conversion-Step 2.5 mW 1.25 GS/s 4b ADC in a 90 nm digital CMOS process," in ISSCC Dig. Tech. Papers, pp. 2308--2309, Feb. 2006
[5]
P. M. Figueiredo et al., "A 90nm CMOS 1.2V 6b 1GS/s Two-Step Subranging ADC," in ISSCC Dig. Tech. Papers, pp. 568--569, Feb. 2006.
[6]
A. M. Abo, P. R. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digitalconverter," IEEE Journal of Solid-State Circuits, vol. 34, No. 5, pp. 599--567, May 1999.
  1. A 1 GHz CMOS comparator with dynamic offset control technique

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      ASP-DAC '09: Proceedings of the 2009 Asia and South Pacific Design Automation Conference
      January 2009
      902 pages
      ISBN:9781424427482

      Sponsors

      • IEEE Circuits and Systems Society
      • SIGDA: ACM Special Interest Group on Design Automation
      • IPSJ SIGSLDM: Information Processing Society of Japan - SIG System LSI Design Methodology
      • IEICE ESS: Institute of Electronics, Information and Communication Engineers - Engineering Sciences Society

      Publisher

      IEEE Press

      Publication History

      Published: 19 January 2009

      Check for updates

      Qualifiers

      • Research-article

      Conference

      ASPDAC '09
      Sponsor:
      • SIGDA
      • IPSJ SIGSLDM
      • IEICE ESS

      Acceptance Rates

      Overall Acceptance Rate 466 of 1,454 submissions, 32%

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • 0
        Total Citations
      • 308
        Total Downloads
      • Downloads (Last 12 months)1
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 28 Jan 2025

      Other Metrics

      Citations

      View Options

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Figures

      Tables

      Media

      Share

      Share

      Share this Publication link

      Share on social media