research-article

Fault-tolerant average execution time optimization for general-purpose multi-processor system-on-chips

Authors:

Mikael Väyrynen,

Virendra Singh,

Erik LarssonAuthors Info & Claims

DATE '09: Proceedings of the Conference on Design, Automation and Test in Europe

Pages 484 - 489

Published: 20 April 2009 Publication History

Get Access

Abstract

Fault-tolerance is due to the semiconductor technology development important, not only for safety-critical systems but also for general-purpose (non-safety critical) systems. However, instead of guaranteeing that deadlines always are met, it is for general-purpose systems important to minimize the average execution time (AET) while ensuring fault-tolerance. For a given job and a soft (transient) error probability, we define mathematical formulas for AET that includes bus communication overhead for both voting (active replication) and rollback-recovery with checkpointing (RRC). And, for a given multi-processor system-on-chip (MPSoC), we define integer linear programming (ILP) models that minimize AET including bus communication overhead when: (1) selecting the number of checkpoints when using RRC, (2) finding the number of processors and job-to-processor assignment when using voting, and (3) defining fault-tolerance scheme (voting or RRC) per job and defining its usage for each job. Experiments demonstrate significant savings in AET.

References

[1]

S. Borkar, "Design challenges of technology scaling," Micro, IEEE, vol. 19, no. 4, pp. 23--29, Jul-Aug 1999.

Digital Library

Google Scholar

[2]

I. Koren and C. M. Krishna, Fault-Tolerant Systems. Morgan Kaufmann, 2007.

Digital Library

Google Scholar

[3]

S. Mukherjee, Architecture Design for Soft Errors. Morgan Kaufmann, 2008.

Digital Library

Google Scholar

[4]

J. von Neumann, Probabilistic logics and synthesis of reliable organisms from unreliable components, C. Shannon and J. McCarthy, Eds. Princeton University Press, 1956.

Google Scholar

[5]

K. Alstrom and J. Torin, "Future architecture for flight control systems," Proceedings of the The 20th Conference on Digital Avionics Systems, vol. 1, pp. 1B5/1-1B5/10, 2001.

Google Scholar

[6]

A. Bertossi, A. Fusiello, and L. Mancini, "Fault-tolerant deadline-monotonic algorithm for scheduling hard-real-time tasks," Proceedings of Parallel Processing Symposium, pp. 133--138, April 1997.

Digital Library

Google Scholar

[7]

R. Al-Omari, A. Somani, and G. Manimaran, "A new fault-tolerant technique for improving schedulability in multiprocessor real-time systems," IPDPS '01: Proceedings of the 15th International Parallel and Distributed Processing Symposium (IPDPS'01), p. 10032.1, 2001.

Digital Library

Google Scholar

[8]

V. Izosimov, P. Pop, P. Eles, and Z. Peng, "Design optimization of time-and cost-constrained fault-tolerant distributed embedded systems," in DATE '05: Proceedings of the conference on Design, Automation and Test in Europe, 2005, pp. 864--869.

Digital Library

Google Scholar

[9]

A. Ejlali, B. M. Al-Hashimi, M. T. Schmitz, P. Rosinger, and S. G. Miremadi, "Combined time and information redundancy for seu-tolerance in energy-efficient real-time systems," IEEE Transactions on Very Large Scale Integrated Circuits and Systems, vol. 14, no. 4, pp. 323--335, 2006.

Digital Library

Google Scholar

[10]

Y. Cai, M. T. Schmitz, A. Ejlali, B. M. Al-Hashimi, and S. M. Reddy, "Cache size selection for performance, energy and reliability of time-constrained systems," in ASP-DAC '06: Proceedings of Asia South Pacific design automation, 2006, pp. 923--928.

Digital Library

Google Scholar

[11]

M. Garey and D. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman and Company, 1979.

Digital Library

Google Scholar

[12]

M. Berkelaar, "lpsolve 3.0," Eindhoven University of Technology, Eindhoven, The Netherlands, ftp://ftp.ics.ele.tue.nl/pub/lp_solve.

Google Scholar

Cited By

View all

Nikolov DLarsson E(2016)Optimizing the Level of Confidence for Multiple JobsIEEE Transactions on Computers10.1109/TC.2015.243925465:4(1239-1252)Online publication date: 1-Apr-2016
https://dl.acm.org/doi/10.1109/TC.2015.2439254
Sabry MAtienza DCatthoor F(2014)OCEANACM Transactions on Embedded Computing Systems10.1145/258466713:4s(1-26)Online publication date: 1-Apr-2014
https://dl.acm.org/doi/10.1145/2584667
Das AKumar AVeeravalli BRabbah RRaghunathan A(2013)Aging-aware hardware-software task partitioning for reliable reconfigurable multiprocessor systemsProceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems10.5555/2555729.2555730(1-10)Online publication date: 29-Sep-2013
https://dl.acm.org/doi/10.5555/2555729.2555730
Show More Cited By

Fault-tolerant average execution time optimization for general-purpose multi-processor system-on-chips
1. Computer systems organization

Recommendations

Optimization of Duplication-Based Schedules on Network-on-Chip Based Multi-Processor System-on-Chips

Many applications such as streaming applications are both computation and communication intensive. The Multi-Processor System-on-Chip (MPSoC) based on Network-on-Chip (NoC) outperforms the multiprocessors with bus-based networking architecture in ...
Reliability analysis of a fault-tolerant multi-bus multiprocessor system
SPDP '91: Proceedings of the 1991 Third IEEE Symposium on Parallel and Distributed Processing

The paper proposes a fault-tolerant multi-bus system called binomial multi-bus architecture and analyses its reliability using a combinatorial method involving unreliability and mutually exclusive partitioning. Some attractive features of this ...
Fault tolerant subcube allocation in hypercube
ISPAN '96: Proceedings of the 1996 International Symposium on Parallel Architectures, Algorithms and Networks

Dimensional communicable 2 subcubes allocation problems in faulty hypercubes are studied in this paper. An n-cube is investigated on whether the faulty n-cube possesses 2 m-dimensional disjoint fault-free subcubes or not. Larger values of m is more ...

Comments

Information & Contributors

Information

Published In

DATE '09: Proceedings of the Conference on Design, Automation and Test in Europe

April 2009

1776 pages

ISBN:9783981080155

General Chairs:
Luca Benini
University of Bologna, IT
,
Giovanni De Micheli
EPFL, CH
,
Program Chairs:
Bashir Al-Hashimi
University of Southampton, UK
,
Wolfgang Mueller
University of Paderborn, DE

Publisher

European Design and Automation Association

Leuven, Belgium

Publication History

Published: 20 April 2009

Check for updates

Qualifiers

Research-article

Conference

DATE '09

Sponsor:

EDAA
EDAC
SIGDA
The Russian Academy of Sciences

DATE '09: Design, Automation and Test in Europe

April 20 - 24, 2009

Nice, France

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
89
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 21 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Nikolov DLarsson E(2016)Optimizing the Level of Confidence for Multiple JobsIEEE Transactions on Computers10.1109/TC.2015.243925465:4(1239-1252)Online publication date: 1-Apr-2016
https://dl.acm.org/doi/10.1109/TC.2015.2439254
Sabry MAtienza DCatthoor F(2014)OCEANACM Transactions on Embedded Computing Systems10.1145/258466713:4s(1-26)Online publication date: 1-Apr-2014
https://dl.acm.org/doi/10.1145/2584667
Das AKumar AVeeravalli BRabbah RRaghunathan A(2013)Aging-aware hardware-software task partitioning for reliable reconfigurable multiprocessor systemsProceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems10.5555/2555729.2555730(1-10)Online publication date: 29-Sep-2013
https://dl.acm.org/doi/10.5555/2555729.2555730
Sanz CGómez JTenllado CPrieto MCatthoor F(2013)System-level memory management based on statistical variability compensation for frame-based applicationsACM Transactions on Embedded Computing Systems10.1145/2536747.253675713:1s(1-28)Online publication date: 6-Dec-2013
https://dl.acm.org/doi/10.1145/2536747.2536757
Amin MRamazani AMonteiro FDiou CDandache A(2011)A self-checking hardware journal for a fault-tolerant processor architectureInternational Journal of Reconfigurable Computing10.1155/2011/9620622011(11-11)Online publication date: 1-Jan-2011
https://dl.acm.org/doi/10.1155/2011/962062

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Optimization of Duplication-Based Schedules on Network-on-Chip Based Multi-Processor System-on-Chips

Reliability analysis of a fault-tolerant multi-bus multiprocessor system

Fault tolerant subcube allocation in hypercube

Comments

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Conference

Acceptance Rates

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Recommendations

Optimization of Duplication-Based Schedules on Network-on-Chip Based Multi-Processor System-on-Chips

Reliability analysis of a fault-tolerant multi-bus multiprocessor system

Fault tolerant subcube allocation in hypercube

Comments

Information

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Get Access

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations