Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/1899721.1899734acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
research-article

A fast SPFD-based rewiring technique

Published: 18 January 2010 Publication History

Abstract

Circuit rewiring can be used to explore a larger solution space by modifying circuit structure to suit a given optimization problem. Among several rewiring techniques that have been proposed, SPFD-based rewiring has been shown to be more effective in terms of solution space coverage. However, its adoption in practice has been limited due to its long runtime. We propose a novel SAT-based algorithm that is much faster than the traditional BDD-based methods. Unlike BDD-based methods that completely specify all pairs of SPFD using BDDs, our algorithm uses a few SAT instances to perform rewiring for a given wire without explicitly enumerating all SPFDs. Experimental results show that our algorithm's runtime is only 13% of that of a conventional one when each wire has at most 25 candidate wires and the runtime scales well with the number of candidate wires considered. Our approach evaluates each rewiring instance independently in the order of milliseconds, rendering deployment of an SPFD-based rewiring inside the optimization loop of synthesis tools a possibility.

References

[1]
S. Yamashita, H. Sawada, and A. Nagoya, "A new method to express functional permissibilities for LUT based FPGAs and its applications," Proc. Int. Conf. Comput.-Aided Design, pp. 254--261, 1996.
[2]
S. Sinha, "SPFDs: A new approach to flexibility in logic synthesis," Ph.D Dissertation, University of California, Berkeley, 2002.
[3]
B. Kumthekar and F. Somenzi, "Power and delay reduction via simultaneous logic and placement optimization in FPGAs," in Proc. Design And Test in Europe Conf., pp. 202--207, 1998.
[4]
R. K. Brayton, "Understanding SPFDs: A new method for specifying flexibility," in Proc. International Workshop on Logic Synthesis, 1997.
[5]
J. Cong, Y. Lin, and W. Long, "SPFD-based global rewiring," in Proc. Int. Symp. on Field-programmable gate arrays, pp. 77--84, 2002.
[6]
K. Tanaka, S. Yamashita, and Y. Kambayashi, "SPFD-based flexible transformation of LUT-based FPGA circuits," IEICE Trans Fundamentals, no. 4, pp. 1038--1046, 2005.
[7]
S. Yamashita, H. Sawada, and A. Nagoya, "A new method to express functional flexibility," IEEE Trans. Comput.-Aided Design., vol. 19, no. 8, pp. 840--849, 2000.
[8]
A. Mishchenko, et. al. "Using Simulation and Satisfiability to Compute Flexibilities in Boolean Networks," IEEE Trans. Comput.-Aided Design., vol. 25, no. 5, pp. 743--755, 2006.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ASPDAC '10: Proceedings of the 2010 Asia and South Pacific Design Automation Conference
January 2010
920 pages
ISBN:9781605588377

Sponsors

Publisher

IEEE Press

Publication History

Published: 18 January 2010

Check for updates

Qualifiers

  • Research-article

Conference

ASPDAC '10
Sponsor:

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 63
    Total Downloads
  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 13 Jan 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media