Article

Ambipolar double-gate FET binary-decision- diagram (Am-BDD) for reconfigurable logic cells

Authors:

S. Le BeuxAuthors Info & Claims

NANOARCH '11: Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures

Pages 162 - 168

https://doi.org/10.1109/NANOARCH.2011.5941499

Published: 08 June 2011 Publication History

Abstract

A novel Ambipolar Binary Decision Diagram (Am-BDD) is proposed in this paper, to adapt this logic synthesis and verification technique to logic built with ambipolar devices. We demonstrate how this method enables us to build DG-CNTFET-based n-input reconfigurable cells based on pass-transistor-logic obtained from Am-BDDs. We also show how specific correlations between configuration signals can lead to a minimization of their total number. Using the Am-BDD technique, we designed a reconfigurable 2-input cell capable of achieving 16 functions and demonstrating a significant reduction in power consumption (6x) with a reduced worst-case time delay when compared to a manually designed reconfigurable 2-input dynamic logic cell DRLC-7T.

References

[1]

Ian O'Connor et al., "Double-Gate MOSFET based Reconfigurable Cells", Electronics Letters, vol 43, Nov. 2007.

[2]

I. O'Connor et aI., "CNTFET Modeling and Reconfigurable LogicCircuit Design", IEEE Transactions on ciruits and Systems-I: Regular Papers, vol. 54, no. 11, pp. 2365-2379, November 2007.

[3]

I. O'Connor, J. Liu, D. Navarro, R. Daviot, N. Abouchi, P.-E. Gaillardon, F. Clermidy, "Molecular electronics and reconfigurable logic", International Journal of Nanotechnology, vol. 7, no. 4/5/617/8, pp. 367 - 382, 2010

[4]

R.E. Bryant, "Graph-based algorithm for boolean function manipulation", IEEE Trans.Comp., 35: 677-691(1986).

Digital Library

[5]

S. B. Akers, "Binary decision diagram," IEEE Trans. Comp., 27: 509- 516 (1978).

Digital Library

[6]

C. Scholl, S. Melchior, G. Hotz, and P. Molitor. "Minimizing ROBDD sizes of incompletely specified functions by exploiting strong symmetries", in European Design & Test Conf., pages 229- 234, 1997.

Digital Library

[7]

V. Bertacco, S. Minato, P. Verplaetse, L. Benini, and G. De Micheli, "Decision diagrams and pass transistor logic synthesis", in Int' I Workshop on Logic Synth., 1997.

[8]

F. Ferrandi, A.Macii, E.Macii, M. Poncino, R. Scarsi, and F. Somenzi. "Symbolic algorithms for layout oriented synthesis of pass transistor logic circuits". in Int' I Conf. on CAD, 1998.

Digital Library

[9]

Yuta Shirator et al, "Compact Reconfigurable Binary-DecisionDiagram Logic Circuit on a GaAs Nanowire Network", Applied Physics Express 3 (2010), 025002

[10]

D. M. Miller and M.A. Thornton. QMDD, "A Decision Diagram Structure for Reversible and Quantum Circuits," in Proceedings of the IEEE International Symposium on Multiple-Valued Logic (ISMVL), on CD, May 17-20, 2006.

Digital Library

[11]

D. M. Miller, M.A. Thornton and D. Goodman, "A Decision Diagram Package for Reversible and Quantum Circuits," in Proceedings of the IEEE World Congress on Computational Intelligence, July 2006.

[12]

Y.-M. Lin et al. "Novel Carbon Nanotube FET Design with Tunable Polarity", Proc. IEDM, pp. 687-690, 2004

[13]

A. Javey et al. "Self-Aligned Ballistic Molecular Transistors and Electrically Parallel Nanotube Arrays", Nano Letters, vol. 4, no. 7, pp. 1319-1322, 2004.

[14]

M. H. Ben Jamaa, K. Mohanram and G. De Micheli, "Novel Library of Logic Gates with Ambipolar CNTFETs: Opportunities for MultiLevel Logic Synthesis", Design, Automation and Test in Europe (DATE). March 2009.

Digital Library

[15]

L. Ding, A. Tselev, J. Wang, D. Yuan, H. Chu, T.P. McNicholas, Y. Li, J. Liu. "Selective Growth of Well-Aligned Semiconducting Single-Walled Carbon Nanotubes", Nano Letters, vol. 9, no. 2, pp. 800, 2009

[16]

K. Jabeur, D. Navarro, I. O'Connor, P.E. Gaillardon, M.H. Ben Jamaa, F. Clermidy, "Reducing transistor count in clocked standard cells with ambipolar double-gate FETs", IEEElACM international symposium on nanoscale architectures (Nanoarch'lO), June 17-18 2010, Anaheim, CA, USA.

Digital Library

[17]

J. Deng, "Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45 nm node and carbon nanotube field effect transistors, " Doctoral Dissertation, StanforUniversity, 2007.

[18]

J. Deng, and H.-S. P. Wong, "A Circuit-Compatible SPICE model for Enhancement Mode Carbon Nanotube Field Effect Transistors," Proc. IntI. Conf. Simulation of Semiconductor Processes and Devices, pp. 166 - 169, Sept., 2006.

[19]

N. Patil, J. Deng, A. Lin, H.-S. P. Wong, S. Mitra, "Design Methods for Misaligned and Mispositioned Carbon-Nanotube Immune Circuits," IEEE Trans. Computer Aided Design of Integrated Circuits and Systems, Vol. 27, No. 10, pp. 1725 - 1736, October 2008.

Digital Library

[20]

c. Maneux, J. Goguet, S. Fregonese, T. Zimmer, H Cazin dHonincthun, S. Galdin-Retailleau, "Analysis of CNTFET physical compact model," Proc. DTIS 2006, 5-7 September, 2006, Tunis, Tunisia, in press.

[21]

Geunho Cho, Yong-Bin Kim, Fabrizio Lombardi, "Assessment of CNTFET Based Circuit Performance and Robustness to PVT Variations", MWSCAS 2009(IEEE International Midwest Symposium on Circiuts and Systems), August 2-5, 2009, Cancun, Mexico, pp.1106-1109.

Cited By

Jabeur KO'Connor IYakymets N(2013)Functions classification approach to generate reconfigurable fine-grain logic based on Ambipolar Independent Double Gate FET (Am-IDGFET)Microelectronics Journal10.1016/j.mejo.2013.09.00144:12(1316-1327)Online publication date: 1-Dec-2013
https://dl.acm.org/doi/10.1016/j.mejo.2013.09.001
Jabeur KO'Connor INavarro DLe Beux SMoritz C(2012)Low-power design technique with ambipolar double gate devicesProceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures10.1145/2765491.2765495(14-21)Online publication date: 4-Jul-2012
https://dl.acm.org/doi/10.1145/2765491.2765495
Jabeur KO'Connor ILe Beux SNavarro DMoritz C(2012)Ambipolar double gate CNTFETs based reconfigurable logic cellsProceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures10.1145/2765491.2765494(7-13)Online publication date: 4-Jul-2012
https://dl.acm.org/doi/10.1145/2765491.2765494
Show More Cited By

Index Terms

Ambipolar double-gate FET binary-decision- diagram (Am-BDD) for reconfigurable logic cells
1. Applied computing
  1. Physical sciences and engineering
    1. Electronics
2. Hardware
  1. Integrated circuits
    1. Logic circuits
  2. Robustness

Recommendations

Ambipolar double gate CNTFETs based reconfigurable logic cells
NANOARCH '12: Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures

This paper presents 2-input cells designed to perform reconfigurable operations in nanometric systems exploiting the ambipolar property of double-gate (DG) carbon nanotube (CNT) FETs. Previous work [12] described a dynamic logic cell generating only 14 ...
Dual-material double-gate tunnel FET: gate threshold voltage modeling and extraction

A new analytical model for the gate threshold voltage ($$V_\mathrm{TG}$$VTG) of a dual-material double-gate (DMDG) tunnel field-effect transistor (TFET) is reported. The model is derived by solving the quasi-two-dimensional Poisson's equation in the ...
Dielectric pocket double gate junctionless FET: a new MOS structure with improved subthreshold characteristics for low power VLSI applications

In this paper, we report the TCAD based simulation of a new double-gate junctionless FETs (DG-JLFETs) structure incorporating dielectric pockets (DPs) at the source and drain ends. The proposed structure not only improves the ON to OFF drain current ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

NANOARCH '11: Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures

June 2011

229 pages

ISBN:9781457709937

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

IEEE Computer Society

United States

Publication History

Published: 08 June 2011

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 55 of 87 submissions, 63%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
54
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Aug 2024

Other Metrics

View Author Metrics

Citations

Cited By

Jabeur KO'Connor IYakymets N(2013)Functions classification approach to generate reconfigurable fine-grain logic based on Ambipolar Independent Double Gate FET (Am-IDGFET)Microelectronics Journal10.1016/j.mejo.2013.09.00144:12(1316-1327)Online publication date: 1-Dec-2013
https://dl.acm.org/doi/10.1016/j.mejo.2013.09.001
Jabeur KO'Connor INavarro DLe Beux SMoritz C(2012)Low-power design technique with ambipolar double gate devicesProceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures10.1145/2765491.2765495(14-21)Online publication date: 4-Jul-2012
https://dl.acm.org/doi/10.1145/2765491.2765495
Jabeur KO'Connor ILe Beux SNavarro DMoritz C(2012)Ambipolar double gate CNTFETs based reconfigurable logic cellsProceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures10.1145/2765491.2765494(7-13)Online publication date: 4-Jul-2012
https://dl.acm.org/doi/10.1145/2765491.2765494
Jabeur KO'Connor IYakymets NLe Beux SBrunvard EStevens KCavallaro JZhang T(2012)Ambipolar double-gate FETs for the design of compact logic structuresProceedings of the great lakes symposium on VLSI10.1145/2206781.2206785(3-8)Online publication date: 3-May-2012
https://dl.acm.org/doi/10.1145/2206781.2206785

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents