research-article

Phœnix: reviving MLC blocks as SLC to extend NAND flash devices lifetime

Authors:

Xavier Jimenez,

David Novo,

Paolo IenneAuthors Info & Claims

DATE '13: Proceedings of the Conference on Design, Automation and Test in Europe

Pages 226 - 229

Published: 18 March 2013 Publication History

Get Access

Abstract

On a Multi-Level Cell (MLC) flash memory, a flash block that is becoming unreliable to store multiple bits per cell can be "revived" by storing only a single bit per cell. While the revived-block capacity is halved, its lifetime is significantly extended without jeopardizing the stored data. We present Phœnix, a technique that benefits from this feature to extend a device lifetime, and we evaluate its potential through detailed trace simulation on realistic benchmarks. Phœnix shows systematic lifetime extensions ranging from 3% up to 17%, without extra memory requirements or performance loss.

References

[1]

L. M. Grupp, J. D. Davis, and S. Swanson, "The bleak future of NAND flash memory," in USENIX conf. on File and Storage Technologies, San Jose, CA, Feb. 2012.

Digital Library

Google Scholar

[2]

X. Jimenez, D. Novo, and P. Ienne, "Software controlled cell bit-density to improve NAND flash lifetime," in Design Automation Conf., San Francisco, California, USA, Jun. 2012.

Digital Library

Google Scholar

[3]

J. Kim, J. M. Kim, S. H. Noh, S. L. Min, and Y. Cho, "A space-efficient flash translation layer for CompactFlash systems," IEEE Trans. Consumer Electronics, vol. 48, no. 2, pp. 366--75, May 2002.

Digital Library

Google Scholar

[4]

S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, and H.-J. Song, "A log buffer-based flash translation layer using fully-associative sector translation," ACM Trans. Embedded Computing Systems, vol. 6, no. 3, Jul. 2007.

Digital Library

Google Scholar

[5]

S. Lee, D. Shin, Y.-J. Kim, and J. Kim, "LAST: Locality-aware sector translation for NAND flash memory-based storage systems," ACM SIGOPS Operating Systems Review, vol. 42, no. 6, pp. 36--42, Oct. 2008.

Digital Library

Google Scholar

[6]

H. Cho, D. Shin, and Y. I. Eom, "KAST: K-associative sector translation for NAND flash memory in real-time systems," in Design Automation and Test in Europe, Nice, France, Apr. 2009, pp. 507--12.

Digital Library

Google Scholar

[7]

M.-L. Chiao and D.-W. Chang, "ROSE: A novel flash translation layer for NAND flash memory based on hybrid address translation," IEEE Trans. Computers, vol. 60, no. 6, pp. 753--66, Jun. 2011.

Digital Library

Google Scholar

[8]

L.-P. Chang, "A hybrid approach to NAND-flash-based solid-state disks," IEEE Trans. Computers, vol. 59, no. 10, pp. 1337--49, Oct. 2010.

Digital Library

Google Scholar

[9]

S. Im and D. Shin, "ComboFTL: Improving performance and lifespan of MLC flash memory using SLC flash buffer," Journal of Systems Architecture, vol. 56, no. 12, pp. 641--53, Dec. 2010.

Digital Library

Google Scholar

[10]

J.-W. Park, S.-H. Park, C. C. Weems, and S.-D. Kim, "A hybrid flash translation layer design for SLC-MLC flash memory based multibank solid state disk," Microprocessors & Microsystems, vol. 35, no. 1, pp. 48--59, Feb. 2011.

Digital Library

Google Scholar

[11]

Micron. (2010, Oct.) Bad block management in NAND flash memory. {Online}. Available: http://www.micron.com/products/support/technical-notes/

Google Scholar

[12]

K. Bates and B. McNutt. (2007, Jun.) OLTP application I/O. {Online}. Available: http://traces.cs.umass.edu/index.php/Storage/Storage

Google Scholar

[13]

C. Wang and W.-F. Wong, "Extending the lifetime of NAND flash memory by salvaging bad blocks," in Design Automation and Test in Europe, Dresden, Germany, Mar. 2012, pp. 260--63.

Digital Library

Google Scholar

Cited By

View all

Li QShi LXue CWu KJi CZhuge QSha EBrown APopovici F(2016)Access characteristic guided read and write cost regulation for performance improvement on flash memoryProceedings of the 14th Usenix Conference on File and Storage Technologies10.5555/2930583.2930593(125-132)Online publication date: 22-Feb-2016
https://dl.acm.org/doi/10.5555/2930583.2930593
Lin HHsieh JNebel WAtienza D(2015)HLCProceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition10.5555/2755753.2757031(936-941)Online publication date: 9-Mar-2015
https://dl.acm.org/doi/10.5555/2755753.2757031
Li QShi LGao CWu KXue CZhuge QSha ENebel WAtienza D(2015)Maximizing IO performance via conflict reduction for flash memory storage systemsProceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition10.5555/2755753.2757022(904-907)Online publication date: 9-Mar-2015
https://dl.acm.org/doi/10.5555/2755753.2757022
Show More Cited By

Index Terms

Phœnix: reviving MLC blocks as SLC to extend NAND flash devices lifetime
1. Hardware
  1. Integrated circuits
    1. Logic circuits
      1. Arithmetic and datapath circuits

Recommendations

WOM-Code Solutions for Low Latency and High Endurance in Phase Change Memory
This paper describes a write-once-memory-code phase change memory (WOM-code PCM) architecture for next-generation non-volatile memory applications. Specifically, we address the long latency of the write operation in PCM—attributed to PCM SET—...
A Novel Memory Block Management Scheme for PCM Using WOM-Code
HPCC-CSS-ICESS '15: Proceedings of the 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conf on Embedded Software and Systems

Phase Change Memory (PCM) is a promising DRAM replacement in embedded systems due to its attractive characteristics including low static power consumption and high density. However, long write latency is one of the major drawbacks in current PCM ...
FlexFS: a flexible flash file system for MLC NAND flash memory
USENIX'09: Proceedings of the 2009 conference on USENIX Annual technical conference

The multi-level cell (MLC) NAND flash memory technology enables multiple bits of information to be stored on a single cell, thus making it possible to increase the density of the memory without increasing the die size. For most MLC flash memories, each ...

Comments

Information & Contributors

Information

Published In

DATE '13: Proceedings of the Conference on Design, Automation and Test in Europe

March 2013

1944 pages

ISBN:9781450321532

General Chair:
Enrico Macii
Politecnico di Torino, IT

Publisher

EDA Consortium

San Jose, CA, United States

Publication History

Published: 18 March 2013

Check for updates

Qualifiers

Research-article

Conference

DATE 13

Sponsor:

EDAA
EDAC
SIGDA
The Russian Academy of Sciences

DATE 13: Design, Automation and Test in Europe

March 18 - 22, 2013

Grenoble, France

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25

Sponsor:
sigda

Design, Automation and Test in Europe

March 31 - April 2, 2025

Lyon , France

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
193
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)0

Reflects downloads up to 22 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Li QShi LXue CWu KJi CZhuge QSha EBrown APopovici F(2016)Access characteristic guided read and write cost regulation for performance improvement on flash memoryProceedings of the 14th Usenix Conference on File and Storage Technologies10.5555/2930583.2930593(125-132)Online publication date: 22-Feb-2016
https://dl.acm.org/doi/10.5555/2930583.2930593
Lin HHsieh JNebel WAtienza D(2015)HLCProceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition10.5555/2755753.2757031(936-941)Online publication date: 9-Mar-2015
https://dl.acm.org/doi/10.5555/2755753.2757031
Li QShi LGao CWu KXue CZhuge QSha ENebel WAtienza D(2015)Maximizing IO performance via conflict reduction for flash memory storage systemsProceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition10.5555/2755753.2757022(904-907)Online publication date: 9-Mar-2015
https://dl.acm.org/doi/10.5555/2755753.2757022
Jimenez XNovo DIenne PSchroeder BThereska E(2014)Wear unlevelingProceedings of the 12th USENIX conference on File and Storage Technologies10.5555/2591305.2591311(47-59)Online publication date: 17-Feb-2014
https://dl.acm.org/doi/10.5555/2591305.2591311

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Index Terms

Recommendations

WOM-Code Solutions for Low Latency and High Endurance in Phase Change Memory

A Novel Memory Block Management Scheme for PCM Using WOM-Code

FlexFS: a flexible flash file system for MLC NAND flash memory

Comments

Information

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations