Design and implementation of an adaptive proactive reconfiguration technique for SRAM caches
Abstract
Scaling of device dimensions toward nano-scale regime has made it essential to innovate novel design techniques for improving the circuit robustness. This work proposes an implementation of adaptive proactive reconfiguration methodology that can first monitor process variability and BTI aging among 6T SRAM memory cells and then apply a recovery mechanism to extend the SRAM lifetime. Our proposed technique can extend the memory lifetime between 2X to 4.5X times with a silicon area overhead of around 10% for the monitoring units, in a 1kB 6T SRAM memory chip.
References
[1]
Kunhyuk Kang; et al. "NBTI induced performance degradation in logic and memory circuits", ASPDAC, pp 726--731,2008.
[2]
K. Kang; et al. "Impact of negative-bias temperature instability in nanoscale SRAM array," IEEE TCAD, pp. 1770--1781, 2007.
[3]
A. Bansal; et al. "Impacts of NBTI and PBTI on SRAM static/dynamic noise margins," Microelectronics Reliability, pp. 642--649, 2009.
[4]
T. Grasser; et al. "Simultaneous Extraction of Recoverable and Permanent Components Contributing to Bias-Temperature Instability," IEEE IEDM, pp 801--804, 2007.
[5]
S. Ghosh; et al. "Parameter Variation Tolerance and Error Resiliency: New Design Paradigm for the Nanoscale Era," IEEE Proceedings, pp 1718--1751, 2010.
[6]
P. Pouyan; et al."Process-Variability Aware Proactive Reconfiguration Technique for Mitigating Aging Effects in Nano-scale SRAM Lifetime" Proc VTS, pp 240--245, 2012.
[7]
J. Shin; et al. "A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime," Proc of 35th ISCA, pp. 353--362, 2008.
[8]
I. Kim; et al. "Built in Self Repair for Embedded High Density SRAM," Proc Test, pp. 1112--1119, 1998.
[9]
K. Kang; et al. "Characterization of NBTI induced temporal performance degradation in nano-scale SRAM array using IDDQ," IEEE Int. Test, pp. 1--10, 2007.
[10]
Z. Qi; et al. "SRAM-Based NBTI/PBTI Sensor System Design," IEEE DAC, pp 849--852, 2010.
[11]
F. Ahmed; et al. "Reliable Cache Design with On-Chip Monitoring of NBTI Degradation in SRAM Cells using BIST," Proc VTS, pp 63--68, 2010.
[12]
Ceratti, A.; et al. "On-chip aging sensor to monitor NBTI effect in nano-scale SRAM," Proc DDECS, pp 354--359, 2012.
[13]
"Predictive Technology Models (PTM) {On line}," Http://ptm.asu.edu.
[14]
S. Barasinski; et al. "A 45nm single power supply SRAM supporting low voltage operation down to 0.6V," ESSCIRC, pp 502--505, 2008.
Index Terms
- Design and implementation of an adaptive proactive reconfiguration technique for SRAM caches
Recommendations
FinFET-based SRAM design
ISLPED '05: Proceedings of the 2005 international symposium on Low power electronics and designIntrinsic variations and challenging leakage control in today's bulk-Si MOSFETs limit the scaling of SRAM. Design tradeoffs in six-transistor (6-T) and four-transistor (4-T) SRAM cells are presented in this work. It is found that 6-T and 4-T FinFET-...
Design and analysis of ultra-thin-body SOI based subthreshold SRAM
ISLPED '09: Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and designThis paper analyzes the stability, margin, and performance of Ultra-Thin-Body (UTB) SOI 6T/8T SRAM cells operating in subthreshold region. An analytical SNM model for UTB SOI 6T/8T SRAM cells operating in the subthreshold region is presented to ...
Low-leakage robust SRAM cell design for sub-100nm technologies
ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation ConferenceA novel low-leakage robust SRAM design for sub-100nm technologies, Hybrid SRAM (HSRAM) cell, is presented in this paper. Leakage power, especially subthreshold leakage and gate leakage, and soft error are challenging the design of SRAM. While these ...
Comments
Information & Contributors
Information
Published In
Sponsors
- EDAA: European Design Automation Association
- ECSI
- EDAC: Electronic Design Automation Consortium
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE CEDA
- The Russian Academy of Sciences: The Russian Academy of Sciences
Publisher
EDA Consortium
San Jose, CA, United States
Publication History
Published: 18 March 2013
Check for updates
Qualifiers
- Research-article
Conference
DATE 13
Sponsor:
- EDAA
- EDAC
- SIGDA
- The Russian Academy of Sciences
Acceptance Rates
Overall Acceptance Rate 518 of 1,794 submissions, 29%
Upcoming Conference
DATE '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 50Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 15 Jan 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in