Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/2492708.2492724acmconferencesArticle/Chapter ViewAbstractPublication PagesdateConference Proceedingsconference-collections
research-article

Using timing analysis for the design of future switched based ethernet automotive networks

Published: 12 March 2012 Publication History

Abstract

In this paper, we focus on modeling and analyzing multi-cast and broadcast traffic latencies on switch-level within an Ethernet- based communication network for automotive applications. The analysis is performed adapting existing worst/best case schedulability analysis concepts, techniques, and methods. Under our modeling assumptions, we obtain safe bounds for both the minimum (lower bound) and maximum (upper bound) latencies. The formal analysis results are validated via simulation to determine the probability distribution of the latencies (including the worst/best case ones). We also show that the bounds can be tightened under some assumptions and we sketch opportunities for future work in this area. Finally, we show how formal analysis can be used to quickly explore tradeoffs in the system configuration which delivers the required performance. All results in this work are obtained on a moderately complex yet meaningful automotive example.

References

[1]
http://www.symtavision.com, "Symtavision gmbh," Internet.
[2]
R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, and R. Ernst, "System Level Performance Analysis - The SymTA/S Approach," IEE Proceedings Computers and Digital Techniques, vol. 152, no. 2, pp. 148--166, March 2005.
[3]
S. Chakraborty, S. Künzli, and L. Thiele, "A general framework for analysing system properties in platform-based embedded system designs," Design, Automation and Test in Europe Conference and Exhibition, 2003, pp. 190--195, 2003.
[4]
T. Henzinger and S. Matic, "An Interface Algebra for Real-Time Components," in Proc. of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), April 2006.
[5]
J. Rox and R. Ernst, "Formal timing analysis of full duplex switched based ethernet network architectures," in SAE World Congress, vol. System Level Architecture Design Tools and Methods (AE318). Detroit, MI, USA: SAE International, Apr 2010.
[6]
R. Davis, A. Burns, R. Bril, and J. Lukkien, "Controller area network (can) schedulability analysis: Refuted, revisited and revised," Real-Time Systems, vol. 35, pp. 239--272, 2007, 10.1007/s11241-007-9012-7. {Online}. Available: http://dx.doi.org/10.1007/s11241-007-9012-7
[7]
http://www.mirabilisdesign.com/, "Mirabilis design," Internet.
[8]
R. E. Kai Richter, "Early architecture exploration with symta/s." in Automation, Assistence and Embedded Real Time Platforms for Transportation (AAET), Braunschweig, Germany, 2005.
[9]
A. Hamann, M. Jersak, K. Richter, and R. Ernst, "Design space exploration and system optimization with symta/s - symbolic timing analysis for systems," in Proc. 25th International Real-Time Systems Symposium (RTSS'04), Lisbon, Portugal, dec 2004.
[10]
J. Rox and R. Ernst, "Exploiting inter-event stream correlations between output event streams of non-preemptively scheduled tasks," in Proceedings Design, Automation and Test in Europe (DATE 10), Dresden, Germany, 2010, p. 226.
[11]
K. Tindell, "Adding time-offsets to schedulability analysis," University of York, Tech. Rep., 1994.
[12]
J. Palencia and M. Harbour, "Exploiting precedence relations in the schedulablilty analysis of distributed real-time systems," in Proc. 20th IEEE Real-Time Systems Symposium (RTSS99), 1999.

Cited By

View all
  • (2015)Verifying network performance of cyber-physical systems with multiple runtime configurationsProceedings of the 12th International Conference on Embedded Software10.5555/2830865.2830892(247-255)Online publication date: 4-Oct-2015
  • (2013)Compositional analysis of switched ethernet topologiesProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485555(1099-1104)Online publication date: 18-Mar-2013

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DATE '12: Proceedings of the Conference on Design, Automation and Test in Europe
March 2012
1690 pages
ISBN:9783981080186

Sponsors

Publisher

EDA Consortium

San Jose, CA, United States

Publication History

Published: 12 March 2012

Check for updates

Qualifiers

  • Research-article

Conference

DATE '12
Sponsor:
  • EDAA
  • EDAC
  • SIGDA
  • The Russian Academy of Sciences
DATE '12: Design, Automation and Test in Europe
March 12 - 16, 2012
Dresden, Germany

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25
Design, Automation and Test in Europe
March 31 - April 2, 2025
Lyon , France

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 24 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2015)Verifying network performance of cyber-physical systems with multiple runtime configurationsProceedings of the 12th International Conference on Embedded Software10.5555/2830865.2830892(247-255)Online publication date: 4-Oct-2015
  • (2013)Compositional analysis of switched ethernet topologiesProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485555(1099-1104)Online publication date: 18-Mar-2013

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media