A tool for the assisted design of charge redistribution SAR ADCs
Pages 1265 - 1268
Abstract
The optimal design of SAR ADCs requires the accurate estimate of nonlinearity and parasitic effects in the feedback charge-redistribution DAC. Since the effects of both mismatch and stray capacitances depend on the specific array topology, complex calculations, custom modeling and heavy simulations in common circuit design environments are often required. This paper presents a MATLAB-based numerical tool (CSAtool) to assist the design of the charge redistribution DACs adopted in SAR ADCs. The tool performs both parametric and statistical simulations taking into account capacitive mismatch and parasitic capacitances thus computing both differential and integral nonlinearity (DNL, INL). SNDR and ENoB degradation due to static non-linear effects is also estimated. An excellent agreement is obtained with the results of circuit simulators (e.g. Cadence Spectre) featuring up to 104 shorter simulation time, allowing a large number statistical simulations which would be otherwise impracticable. Measurements on two fabricated SAR ADCs confirm that the proposed tool can be used as a valid instrument to assist the design of a charge redistribution SAR ADC and predict its static and dynamic metrics.
References
[1]
J. McCreary and P. Gray, "All-MOS charge redistribution analog-to-digital conversion tecqniques. I," IEEE J. of Solid State Circuits, vol. SC-10, no. 6, pp. 371--379, Dec. 1975.
[2]
M. van Elzakker et al., "10-bit charge-redistribution ADC consuming 1.9μW at 1 MS/s," IEEE J. of Solid State Circuits, vol. 45, no. 5, pp. 1007--1015, May 2010.
[3]
P. Harpe, E. Cantatore, G. Haller, and B. Murmann, "A 2.2/2.7fJ/conversion-step 10/12b 40kS/s SAR ADC with data-driven noise reduction," Dig. Tech. Papers Int. Solid State Circuits Conf., pp. 270--271, Feb. 2013.
[4]
W. S. Liew, X. Zou, and Y. Lian, "A 0.5V 1.13-μW/channel neural recording interface with digital multiplexing scheme," Proceedings of ESSCIRC, pp. 219--222, Sept. 2011.
[5]
S. Brenna, A. Bonetti, A. Bonfanti, and A. L. Lacaita, "A simulation and modeling environment for the analysis and design of charge redistribution DACs used in SAR ADCs," Proceedings of the 37th Int. MIPRO Conf., May 2014.
[6]
A. Agnes, E. Bonizzoni, and F. Maloberti, "Design of an ultra-low power SA-ADC with medium/high resolution and speed," Proc. Int. Symp. on Circ. and Syst. (ISCAS), pp. 1--4, 2008.
[7]
M. Saberi, R. Lotfi, K. Mafinezhad, and W. Serdjin, "Analysis of power consumption and linearity in capacitive digital-to-analog converters used in successive approximation ADCs," IEEE Trans. Circuits Syst. I: Reg. Paper, vol. 58, no. 7, pp. 1736--1747, Aug. 2011.
[8]
A. Chandrakasan and B. Ginsburg, "500-MS/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC," IEEE J. Solid State Circuits, vol. 42, no. 4, pp. 739--747, Apr. 2007.
[9]
D. Zhang, A. Bhide, and A. Alvandpour, "A 53-nW 9.1-ENOB 1-kS/s SAR ADC in 0.13-μm CMOS for medical implant devices," IEEE J. Solid State Circuits, vol. 47, no. 7, pp. 1585--1593, Jul. 2012.
[10]
A. Bonfanti et al., "A multi-channel low-power ic for neural spike recording with data compression and narrowband 400-MHz MC-FSK wireless transmission," Proceedings of ESSCIRC, pp. 330--333, Sept. 2010.
[11]
S. Brenna, A. Bonfanti, and A. L. Lacaita, "a 6-fJ/conversion-step 200kSps asynchronous SAR ADC with attenuation capacitor in 130-nm CMOS," Analog Integrated Circuits and Signal Processing, vol. 81, Aug 2014.
Index Terms
- A tool for the assisted design of charge redistribution SAR ADCs
Recommendations
An efficient tool for the assisted design of SAR ADCs capacitive DACs
The optimal design of SAR ADCs requires the accurate estimate of nonlinearity and parasitic capacitance effects in the feedback charge redistribution DAC. Since both contributions depend on the specific array topology, complex calculations, custom ...
A 70.7-dB SNDR 100-kS/s 14-b SAR ADC with attenuation capacitance calibration in 0.35-µm CMOS
In sensor applications, low-power and moderate-high resolution analog-to-digital converters (ADCs) are needed to convert the analog front-end signal output. Such systems are often multi-channel and require analog multiplexing. In these cases, even when ...
A 6-fJ/conversion-step 200-kSps asynchronous SAR ADC with attenuation capacitor in 130-nm CMOS
The conventional binary weighted array successive approximation register (SAR) analog-to-digital converter (ADC) is the common topology adopted to achieve high efficiency conversion, i.e. with less than 10 fJ/conversion-step, even if it requires extra ...
Comments
Information & Contributors
Information
Published In
Sponsors
- EDAA: European Design Automation Association
- ECSI
- EDAC: Electronic Design Automation Consortium
- SIGDA: ACM Special Interest Group on Design Automation
- Russian Acadamy of Sciences: Russian Acadamy of Sciences
- IEEE Council on Electronic Design Automation (CEDA)
Publisher
EDA Consortium
San Jose, CA, United States
Publication History
Published: 09 March 2015
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
DATE '15
Sponsor:
- EDAA
- EDAC
- SIGDA
- Russian Acadamy of Sciences
Acceptance Rates
DATE '15 Paper Acceptance Rate 206 of 915 submissions, 23%;
Overall Acceptance Rate 518 of 1,794 submissions, 29%
Upcoming Conference
DATE '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 117Total Downloads
- Downloads (Last 12 months)9
- Downloads (Last 6 weeks)0
Reflects downloads up to 16 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in