Lifetime-aware design methodology for dynamic partially reconfigurable systems
Authors: 
Siva Satyendra Sahoo, 
Tuan D. A. Nguyen, Bharadwaj Veeravalli, 
Akash KumarAuthors Info & Claims
Siva Satyendra Sahoo, Tuan D. A. Nguyen, Bharadwaj Veeravalli, Akash KumarAuthors Info & ClaimsPages 393 - 398
Abstract
Dynamic Partial Reconfiguration (DPR) in reconfigurable platforms can be used for the mitigation of aging-related permanent faults. We propose an application-specific system-level design methodology for determining the appropriate number of Partially Reconfigurable Regions and their compatibility with Partially Reconfigurable Modules for maximizing the system lifetime. Specifically, we propose a lifetime-aware scheduler that maximizes system MTTF. We use the scheduler along with an automated floorplanner for design space exploration at design-time to generate a heterogeneous PRR system. Our experiments show that the heterogeneous systems can offer up to 2x lifetime improvement over homogeneous ones.
References
[1]
M. Glesner, H. Hinkelmann, T. Hollstein, L. S. Indrusiak, T. Murgan, A. M. Obeid, M. Petrov, T. Pionteck, and P. Zipf. Reconfigurable Embedded Systems: An Application-Oriented Perspective on Architectures and Design Techniques. 2005.
[2]
D. Koch. Partial Reconfiguration on FPGAs: Architectures, Tools and Applications. Springer Science & Business Media, 2012.
[3]
E. B. Nightingale, J. R. Douceur, and V. Orgovan. Cycles, cells and platters: an empirical analysisof hardware failures on a million consumer pcs. In Proceedings of the sixth conference on Computer systems, 2011.
[4]
E. A. Stott, J. S. Wong, P. Sedcole, and P. Y. Cheung. Degradation in FPGAs: Measurement and Modelling. In Proceedings of FPGA, 2010.
[5]
S. Srinivasan, R. Krishnan, P. Mangalagiri, Y. Xie, V. Narayanan, M. J. Irwin, and K. Sarpatwari. Toward increasing FPGA lifetime. IEEE Transactions on Dependable and Secure Computing, 2008.
[6]
E. Stott and P. Y. K. Cheung. Improving FPGA reliability with wear-levelling. In Proceedings of FPL, 2011.
[7]
Z. Ghaderi and E. Bozorgzadeh. Aging-aware high-level physical planning for reconfigurable systems. In Proceedings of ASP-DAC 2016.
[8]
H. Zhang, L. Bauer, M. A. Kochte, E. Schneider, C. Braun, M. E. Imhof, H.-J. Wunderlich, and J. Henkel. Module diversification: Fault tolerance and aging mitigation for runtime reconfigurable architectures. In Proceedings of ITC, 2013.
[9]
H. Zhang, M. A. Kochte, E. Schneider, L. Bauer, H.-J. Wunderlich, and J. Henkel. Strap: Stress-aware placement for aging mitigation in runtime reconfigurable architectures. In Proceedings of ICCAD, 2015.
[10]
J. Angermeier, D. Ziener, M. Glaß, and J. Teich. Stress-aware module placement on reconfigurable devices. In Proceedings of FPL, 2011.
[11]
V. Dumitriu, L. Kirischian, and V. Kirischian. Run-time recovery mechanism for transient and permanent hardware faults based on distributed, self-organized dynamic partially reconfigurable systems. IEEE Transactions on Computers, 2016.
[12]
T. D. A. Nguyen and A. Kumar. PR-HMPSoC: A versatile partially reconfigurable heterogeneous Multiprocessor System-on-Chip for dynamic FPGA-based embedded systems. In Proceedings of FPL, 2014.
[13]
Y. Xiang, T. Chantem, R. P. Dick, X. S. Hu, and L. Shang. System-level reliability modeling for MPSoCs. In Proceedings of CODESS. 2010.
[14]
T. D. Nguyen and A. Kumar. PRFloor: An Automatic Floorplanner for Partially Reconfigurable FPGA Systems. In Proceedings of FPGA, 2016.
[15]
R. P. Dick, D. L. Rhodes, and W. Wolf. TGFF: task graphs for free. In Proceedings of the Sixth International Workshop on Hardware/Software Codesign, 1998.
- Lifetime-aware design methodology for dynamic partially reconfigurable systems
Recommendations
Lifetime-aware design methodology for dynamic partially reconfigurable systems
2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)Dynamic Partial Reconfiguration (DPR) in reconfigurable platforms can be used for the mitigation of aging-related permanent faults. We propose an application-specific system-level design methodology for determining the appropriate number of Partially ...
Virtualizable hardware/software design infrastructure for dynamically partially reconfigurable systems
Special Section on 19th Reconfigurable Architectures Workshop (RAW 2012)In most existing works, reconfigurable hardware modules are still managed as conventional hardware devices. Further, the software reconfiguration overhead incurred by loading corresponding device drivers into the kernel of an operating system has been ...
Hardware Resource Virtualization for Dynamically Partially Reconfigurable Systems
The dynamic partial reconfiguration technology enables an embedded system to adapt its hardware functionalities at run-time to changing environment conditions. However, reconfigurable hardware functions are still managed as conventional hardware devices,...
Comments
Information & Contributors
Information
Published In
Sponsors
- IEEE Circuits and Systems Society
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE Council on Electronic Design Automation (CEDA)
Publisher
IEEE Press
Publication History
Published: 22 January 2018
Check for updates
Qualifiers
- Research-article
Conference
ASPDAC '18
Sponsor:
ASPDAC '18: 23rd Asia and South Pacific Design Automation Conference
January 22 - 25, 2018
Jeju, Republic of Korea
Acceptance Rates
Overall Acceptance Rate 466 of 1,454 submissions, 32%
Upcoming Conference
ASPDAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 51Total Downloads
- Downloads (Last 12 months)3
- Downloads (Last 6 weeks)1
Reflects downloads up to 23 Dec 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in