Article

A Functional Data-flow Architecture Dedicated to Real-time Image Processing

Authors:

Bertrand ZavidoviqueAuthors Info & Claims

PACT '93: Proceedings of the IFIP WG10.3. Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism

Pages 129 - 140

Published: 20 January 1993 Publication History

Abstract

No abstract available.

References

[1]

W. B. Ackerman and J. B. Dennis. VAl-A Value-Oriented Algorithmic Language: Preliminary Reference Manual. MIT/LCS/TR-218, Jun 1979.

Digital Library

Google Scholar

[2]

E. Allart and B. Zavidovique. Functionnal image processing through implementation of regular data flow graphs. In 21st Annual Asilomar Conf. on Signals, Systems on Computers, Pacific Grove, Ca, Nov 1987.

Google Scholar

[3]

J. Backus. Can programming be liberated from von neumann style ? a functional style and its algebra of programs. Communications of the ACM, 21(8), Aug 1978.

Digital Library

Google Scholar

[4]

S. Bokhary. On the mapping problem. IEEE Transactions on Computers, Mar 1981.

Digital Library

Google Scholar

[5]

A. L. Davis and R. M. Keller. Data flow program graphs. Computer, 16, Feb 1982.

Google Scholar

[6]

J. B. Dennis. Data flow supercomputers. Computer, 13, Nov 1980.

Google Scholar

[7]

C. C. Weems et al. Parallel processing in the darpa strategic computing vision program. IEEE Expert, 6(5), Oct 1991.

Digital Library

Google Scholar

[8]

K. M. Kavi, B. P. Buckles, and U. Narayan Bhat. A formal definition of data flow graph models. IEEE Transactions on Computers, C-35(1), Nov 1986.

Digital Library

Google Scholar

[9]

I. Koren, B. Mendelson, I. Peled, and G. B. Silberman. A data-diven vlsi array for arbitrary algorithms. IEEE Computer, Oct 1988.

Digital Library

Google Scholar

[10]

B. Mendelson and G. B. Silberman. Mapping dataflow programs on a vlsi array of processors. In Processinof 1987 Intl Conf on Computer Architecture, Jun 1987.

Digital Library

Google Scholar

[11]

G. M. Quenot and B. Zavidovique. A data-flow processor for real-time low-level image processing. In IEEE Custom Integrated Circuits Conference, San-Diego, CA, may 1991.

Google Scholar

[12]

B. Robic, P. Kolbezen, and J. Silc. Area optimization of dataflow-graph mappings. Parallel Computing, 18, 1992.

Google Scholar

[13]

J. L. Sanz and I. H. Dinstein. Projection-based geometrical feature extraction for computer vision: Algorithms in pipeline architectures. IEEE Trans Pattern Analysis Machine Intelligence, PAMI-9(1), Jan 1987.

Digital Library

Google Scholar

[14]

K. Sugiyama, S. Tagawa, and M. Toda. Methods for visual understanding of hierarchical systems structures. IEEE Transactions on Systems, Man and Cybernetics, SMC-11, Feb 1981.

Crossref

Google Scholar

Cited By

View all

Verdoscia LDanelutto MEsposito R(2004)CODACS PrototypeProceedings of the 24th International Conference on Distributed Computing Systems Workshops - W7: EC (ICDCSW'04) - Volume 710.5555/977399.977947(864-870)Online publication date: 23-Mar-2004
https://dl.acm.org/doi/10.5555/977399.977947

Recommendations

Survey of real-time processing systems for big data
IDEAS '14: Proceedings of the 18th International Database Engineering & Applications Symposium

In recent years, real-time processing and analytics systems for big data--in the context of Business Intelligence (BI)--have received a growing attention. The traditional BI platforms that perform regular updates on daily, weekly or monthly basis are no ...
Real-Time RISC Processing
Responsive Multithreaded Processor for Distributed Real-Time Processing
IWIA '06: Proceedings of the International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems

Responsive MultiThreaded (RMT) Processor is a processor chip that integrates almost all functions for parallel/ distributed real-time systems such as robots, intelligent rooms/buildings, amusement systems, etc. Concretely, the RMT Processor integrates a ...

Comments

Information & Contributors

Information

Published In

PACT '93: Proceedings of the IFIP WG10.3. Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism

January 1993

313 pages

ISBN:0444884645

Publisher

North-Holland Publishing Co.

Netherlands

Publication History

Published: 20 January 1993

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 121 of 471 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 08 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Verdoscia LDanelutto MEsposito R(2004)CODACS PrototypeProceedings of the 24th International Conference on Distributed Computing Systems Workshops - W7: EC (ICDCSW'04) - Volume 710.5555/977399.977947(864-870)Online publication date: 23-Mar-2004
https://dl.acm.org/doi/10.5555/977399.977947

Abstract

References

Cited By

Recommendations

Survey of real-time processing systems for big data

Real-Time RISC Processing

Responsive Multithreaded Processor for Distributed Real-Time Processing

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Share

Share this Publication link

Share on social media

Affiliations