Article

Asynchronous Design By Conversion: Converting Synchronous Circuits into Asynchronous Ones

Authors:

Ran GinosarAuthors Info & Claims

DATE '04: Proceedings of the conference on Design, automation and test in Europe - Volume 2

Page 20870

Published: 16 February 2004 Publication History

Abstract

A novel methodology and algorithm for the design of large low-power asynchronous systems are described. The system is synthesized by a commercial tool as a synchronous circuit, and subsequently converted into an asynchronous one. The conversion algorithm consists ofextracting input and output sets, replacing the storage elements, identifying fork and join sets, and constructing request and acknowledge networks. A DLAP (Doubly Latched Asynchronous Pipeline) architecture is employed. The resulting asynchronous circuit can adapt its effective operating frequency to the supply voltage, facilitating flexible and efficient power management. The algorithm has been validated on several circuits.

References

[1]

{1} Berkel et al., "Asynchronous Circuits for Low Power," IEEE Design & Test of Computers, 11, 22-32, 1994.

Digital Library

[2]

{2} Nielsen et al., "Low-power operation," IEEE Trans. VLSI, 2, 391-397, 1994.

Digital Library

[3]

{3} Piguet, "Low-power and low-voltage CMOS digital design," Microelect. Eng., 39, 179-208, 1997.

Digital Library

[4]

{4} Berkel et al., "Asynchronous Does Not Imply Low Power, But." Low Power CMOS Design, Chandrakasan and Brodersen (ed), 227-232, 1998.

[5]

{5} Martin, "Remarks on low-power advantages of asynchronous circuits," ESSCIRC, 1998.

[6]

{6} Kessels and Peeters, "The Tangram Framework," ASP-DAC , 255-260, 2001.

Digital Library

[7]

{7} Hauck, "Asynchronous Design Methodologies," Proc. IEEE, 83, 69-93, 1995.

[8]

{8} Nowick et al., "Asynchronous Circuits and Systems," Proc. IEEE, 87, 219-222, 1999.

[9]

{9} Martin, "Programming in VLSI," Concurrency and Communication, Hoare (ed), 1-64, 1990.

Digital Library

[10]

{10} Renaudin et al., "A Design Framework for Asynchronous/Synchronous Circuits Based on CHP to HDL Translation," ASYNC, 135-144, 1999.

Digital Library

[11]

{11} Berkel et al., "VLSI Programming and Silicon Compilation," ICCD, 150-166, 1988.

[12]

{12} Cortadella et al., "Designing Asynchronous Circuits from Behavioral Specifications with Internal Conflicts," ASYNC, 106-115, 1994.

[13]

{13} Yun and Dill, "Automatic Synthesis of 3D Asynchronous State Machines," ICCAD, 576-580, 1992.

Digital Library

[14]

{14} Fuhrer et al., "Minimalist," Columbia University, 1999.

[15]

{15} Oetiker et al., "Design Flow for a 3-Million Transistor GALS Test Chip," ACiD Workshop, 2003.

[16]

{16} Kol, Ginosar and Samuel, "Statechart Methodology for Asynchronous Systems," ASYNC, 1996.

[17]

{17} Kol and Ginosar, "A Doubly-Latched Asynchronous Pipeline," ICCD, 706-711, 1997.

[18]

{18} Cortadella et al., "A Concurrent Model for De-Synchronization," IWLS, 2003.

[19]

{19} Cortadella et al., "Petrify," IEICE Trans. Information and Systems, E80-D, 315-325, 1997.

Cited By

Carmona JCortadella JKishinevsky MTaubin A(2009)Elastic circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2009.203043628:10(1437-1455)Online publication date: 1-Oct-2009
https://dl.acm.org/doi/10.1109/TCAD.2009.2030436
Fazel KLi LThornton MReese RTraver CGarrett DLach JZukowski C(2004)Performance enhancement in phased logic circuits using automatic slack-matching buffer insertionProceedings of the 14th ACM Great Lakes symposium on VLSI10.1145/988952.989051(413-416)Online publication date: 26-Apr-2004
https://dl.acm.org/doi/10.1145/988952.989051

Index Terms

Asynchronous Design By Conversion: Converting Synchronous Circuits into Asynchronous Ones
1. Hardware
  1. Communication hardware, interfaces and storage
    1. Buses and high-speed links
  2. Hardware validation

Recommendations

Practical advances in asynchronous design
ICCD '97: Proceedings of the 1997 International Conference on Computer Design (ICCD '97)

Recent practical advances in asynchronous circuit and system design have resulted in renewed interest by circuit designers. Asynchronous systems are being viewed as an increasingly viable alternative to globally synchronous system organization. This ...
Automated Synchronous-to-Asynchronous Circuits Conversion: A Survey
PATMOS 2008: 18th International Workshop on Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation - Volume 5349

Automated synchronous-to-asynchronous circuit conversion can be considered as one area of clockless design style, which is becoming more and more interesting for synchronous designers with lack of knowledge and experience in the real asynchronous ...
A State Assignment Approach to Asynchronous CMOS Circuit Design

Present a new algorithm for state assignment in asynchronous circuits so that for each circuit state transition, only one (secondary) state variable switches. No intermediate unstable states are used. The resultant circuits operate at optimum speed in ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DATE '04: Proceedings of the conference on Design, automation and test in Europe - Volume 2

February 2004

606 pages

ISBN:0769520855

Copyright © Copyright (c) 2004 Institute of Electrical and Electronics Engineers, Inc. All rights reserved.

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

IEEE Computer Society

United States

Publication History

Published: 16 February 2004

Check for updates

Qualifiers

Article

Conference

DATE04

Sponsor:

SIGDA

DATE04: Design, Automation and Test in Europe 2004

February 16 - 20, 2004

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25

Sponsor:
sigda

Design, Automation and Test in Europe

March 31 - April 2, 2025

Lyon , France

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
202
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 25 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Carmona JCortadella JKishinevsky MTaubin A(2009)Elastic circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2009.203043628:10(1437-1455)Online publication date: 1-Oct-2009
https://dl.acm.org/doi/10.1109/TCAD.2009.2030436
Fazel KLi LThornton MReese RTraver CGarrett DLach JZukowski C(2004)Performance enhancement in phased logic circuits using automatic slack-matching buffer insertionProceedings of the 14th ACM Great Lakes symposium on VLSI10.1145/988952.989051(413-416)Online publication date: 26-Apr-2004
https://dl.acm.org/doi/10.1145/988952.989051

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents