

SATURN V

Laboratory Maintenance  
Instruction for LTE

Volume III

LVDC Manual Exerciser

NASA-CR-124291) LABORTORY MAINTENANCE  
INSTRUCTIONS SATURN 5 LAUNCH VEHICLE  
DIGITAL COMPUTER AND LAUNCH VEHICLE DATA  
ADAPTER TEST EQUIPMENT. (International  
Business Machines Corp.) 724 p

N73-73587

00/99 17973  
Unclas

**IBM**

Federal Systems Division  
Owego, New York

**VOLUME III OF V**

**Laboratory Maintenance Instructions**

**SATURN V  
LAUNCH VEHICLE DIGITAL COMPUTER  
AND LAUNCH VEHICLE DATA ADAPTER  
TEST EQUIPMENT**

**(International Business Machines Corporation)**

**Contract NAS 8-11561**

**VOLUME III**

**Launch Vehicle Digital Computer Manual Exerciser (IBM Part No. 6902000)**

**23 OCTOBER 1964**

Reproduction for non-military use of the information or illustrations contained in this publication is not permitted without specific approval of the issuing service. The policy for use of Classified Publications is established for the Air Force in AFR 205-1.

## LIST OF EFFECTIVE PAGES

INSERT LATEST CHANGED PAGES. DESTROY SUPERSEDED PAGES.

NOTE: The portion of the text affected by the changes is indicated by a vertical line in the outer margins of the page.

TOTAL NUMBER OF PAGES IN VOLUME III OF THIS PUBLICATION IS 730  
CONSISTING OF THE FOLLOWING:

Page No.	Issue
Title . . . . .	Original
A. . . . .	Original
i thru iii . . . . .	Original
iv Blank . . . . .	Original
v thru xii . . . . .	Original
1-1 thru 1-8 . . . . .	Original
2-1 thru 2-71. . . . .	Original
2-72 Blank . . . . .	Original
3-1 thru 3-23. . . . .	Original
3-24 Blank . . . . .	Original
4-1 thru 4-9 . . . . .	Original
4-10 Blank . . . . .	Original
5-1 . . . . .	Original
5-2 Blank . . . . .	Original
6-1 thru 6-5 . . . . .	Original
6-6 Blank . . . . .	Original
7-1 thru 7-254. . . . .	Original
8-1 thru 8-7 . . . . .	Original
8-8 Blank . . . . .	Original
9-1 thru 9-25. . . . .	Original
9-26 Blank . . . . .	Original
10-1 thru 10-176 . . . . .	Original
Logic Symbols	
1 thru 10. . . . .	Original
Glossary 1 thru	
116 . . . . .	Original
Index 1 thru 4 . . . . .	Original

\*The asterisk indicates pages changed, added, or deleted by the current change.

ADDITIONAL COPIES OF THIS PUBLICATION MAY BE OBTAINED AS FOLLOWS:

USAF ACTIVITIES.— In accordance with T.O. 00-5-2.

USAF

## TABLE OF CONTENTS

Section	Title	Page
	LIST OF RELATED MANUALS . . . . .	xi
I	INTRODUCTION AND DESCRIPTION . . . . .	1-1
	1-1. Introduction . . . . .	1-1
	1-2. Purpose of Manual . . . . .	1-1
	1-6. Purpose of Equipment . . . . .	1-1
	1-8. Part Symbols . . . . .	1-1
	1-10. Logic Symbols . . . . .	1-1
	1-12. Description . . . . .	1-1
	1-13. Construction . . . . .	1-1
	1-16. Assemblies . . . . .	1-2
	1-23. Standard Modular System Logic . . . . .	1-2
	1-28. Electrical and Mechanical Characteristics . . . . .	1-3
II	THEORY OF OPERATION . . . . .	2-1
	2-1. General . . . . .	2-1
	2-5. Power Distribution . . . . .	2-2
	2-6. AC Power Distribution . . . . .	2-2
	2-16. DC Power Distribution to the Computer Interface . . . . .	2-4
	2-27. LVDCME Subsidiary Circuits . . . . .	2-6
	2-29. LVDCME Timing . . . . .	2-6
	2-40. Translation Circuits . . . . .	2-10
	2-42. Voters . . . . .	2-10
	2-44. Disagreement Error Detectors . . . . .	2-10
	2-47. Exclusive OR Comparators . . . . .	2-12
	2-51. Binary Counters . . . . .	2-12
	2-54. Parity Detectors . . . . .	2-13
	2-57. Error Test and Error Reset Circuits . . . . .	2-13
	2-60. Indicator Lamp Circuits . . . . .	2-15
	2-64. Channel-Module Switching . . . . .	2-15
	2-75. Memory Loader/Data Display . . . . .	2-20
	2-77. Memory Load - Memory Verify . . . . .	2-22
	2-101. Data Display . . . . .	2-26
	2-117. Memory Loader/Data Display Circuit Descriptions . . . . .	2-28
	2-180. Interface Exerciser . . . . .	2-46
	2-181. Input/Output Registers . . . . .	2-46
	2-200. Disagreement Register . . . . .	2-48
	2-203. Interface Exerciser Address Register . . . . .	2-48
	2-205. Disagreement Serializer . . . . .	2-49
	2-207. Real Time Counter . . . . .	2-49
	2-210. AI3/TRS Past History Word Counter . . . . .	2-49
	2-212. Instruction Cycle Counter . . . . .	2-51
	2-217. Self Check . . . . .	2-52
	2-248. Serial Data Simulators . . . . .	2-60
	2-261. Self-Check Simulation of MD7 and MR1 . . . . .	2-66

TABLE OF CONTENTS (cont)

Section	Title	Page
II	2-271. Self-Check Simulation of PIO . . . . .	2-67
(cont)	2-274. Self-Check Simulation of PTC AI3 . . . . .	2-67
	2-276. Self-Check Serial Compare Errors . . . . .	2-67
	2-280. Tape Reader Self-Check . . . . .	2-69
	2-282. Additional Self-Check Features . . . . .	2-69
	2-287. Computer Control . . . . .	2-69
	2-288. <u>Computer Stop Control</u> . . . . .	2-69
	2-290. Computer Single Step . . . . .	2-70
	2-293. Computer Restart . . . . .	2-70
	2-295. Memory Clock Control . . . . .	2-70
	2-297. History Storage . . . . .	2-70
	2-301. Operational/Test Program Mode Selection . . . . .	2-71
III	INTERFACE AND CONTROLS . . . . .	3-1
	3-1. <u>Interface</u> . . . . .	3-1
	3-4. <u>Controls and Indicators</u> . . . . .	3-1
IV	TEST EQUIPMENT AND SPECIAL TOOLS . . . . .	4-1
	4-1. <u>Scope</u> . . . . .	4-1
	4-3. <u>Test Equipment</u> . . . . .	4-1
	4-5. <u>Special Tools</u> . . . . .	4-1
V	PREPARATION FOR USE, STORAGE AND SHIPMENT . . . . .	5-1
	5-1. <u>Preparation for Use</u> . . . . .	5-1
	5-2. <u>Unpacking</u> . . . . .	5-1
	5-4. <u>Assembly</u> . . . . .	5-1
	5-6. <u>Inspection</u> . . . . .	5-1
	5-8. <u>Installation</u> . . . . .	5-1
	5-10. <u>Tests</u> . . . . .	5-1
	5-12. <u>Preparation for Storage</u> . . . . .	5-1
	5-14. <u>Preparation for Shipment</u> . . . . .	5-1
VI	PREVENTIVE MAINTENANCE . . . . .	6-1
	6-1. <u>Inspection</u> . . . . .	6-1
	6-2. <u>Daily Inspection</u> . . . . .	6-1
	6-4. <u>Periodic Maintenance</u> . . . . .	6-1
VII	CALIBRATION . . . . .	7-1
	7-1. <u>General</u> . . . . .	7-1
	7-8. <u>Self-Check Cable Connections</u> . . . . .	7-2
	7-10. <u>Power Checks</u> . . . . .	7-2
	7-11. <u>Primary Power Checks</u> . . . . .	7-2

## TABLE OF CONTENTS (cont)

Section	Title	Page
VII (cont)	7-14. Secondary Power Checks . . . . .	7-3
	7-17. Computer Power Checks . . . . .	7-3
	7-20. <u>Logic Checks</u> . . . . .	7-3
	7-23. <u>Tape Reader Register Checks</u> . . . . .	7-4
	7-26. <u>Tape Reader Clock and Control Checks</u> . . . . .	7-4
	7-29. <u>Automatic Self Check and Tape Reader Controls Checks</u> . . . . .	7-4
	7-32. <u>LVDCME Self-Check Timing Checks</u> . . . . .	7-4
	7-35. <u>Memory Timing Checks</u> . . . . .	7-4
	7-37. <u>Computer Temperature Sensing Checks</u> . . . . .	7-5
	7-40. <u>Channel-Module Switching Checks</u> . . . . .	7-5
	7-42. <u>Single-Step Checks</u> . . . . .	7-5
	7-44. <u>Past History Mode Checks</u> . . . . .	7-5
	7-47. <u>Data Register Checks</u> . . . . .	7-5
	7-49. <u>Halt Checks</u> . . . . .	7-5
	7-52. <u>Interrupt Checks</u> . . . . .	7-5
VIII	TRUBLE ISOLATION . . . . .	8-1
	8-1. <u>General</u> . . . . .	8-1
	8-4. <u>Probing Circuit Points</u> . . . . .	8-1
	8-6. <u>Trouble Shooting Cards</u> . . . . .	8-1
	8-8. <u>Self Check Wired-In Program</u> . . . . .	8-1
IX	REPAIR . . . . .	9-1
	9-1. <u>Scope</u> . . . . .	9-1
	9-3. <u>Replaceable Assemblies and Parts</u> . . . . .	9-1
	9-5. <u>Repair Techniques</u> . . . . .	9-1
	9-7. <u>Switch Assemblies</u> . . . . .	9-1
	9-9. <u>Wrapped Connections</u> . . . . .	9-1
	9-18. <u>Crimped Connections</u> . . . . .	9-14
	9-25. <u>Soldered Connections</u> . . . . .	9-16
	9-44. <u>SMS Card Replacement</u> . . . . .	9-19
	9-49. <u>SMS Card Repair</u> . . . . .	9-21
	9-61. <u>Exterior Surface Coatings</u> . . . . .	9-23
	9-63. <u>Repainting Techniques</u> . . . . .	9-23
X	DIAGRAMS . . . . .	10-1
	10-1. <u>General</u> . . . . .	10-1
	10-6. <u>Circuit Card Location Charts and Edge Connector Lists</u> . . . . .	10-3
	10-8. <u>Second Level Logic Diagrams</u> . . . . .	10-4
	10-11. <u>Assembly Drawings</u> . . . . .	10-4
	10-13. <u>Automated Logic Diagram Format</u> . . . . .	10-4
	Logic Symbols . . . . .	Logic Symbols-1
	Glossary . . . . .	Glossary-1
	Index . . . . .	Index-1

## LIST OF ILLUSTRATIONS

Figure	Title	Page
1-1	Launch Vehicle Digital Computer Manual Exerciser . . . . .	xii
1-2	Frame 01 and 02 Assemblies . . . . .	1-5
1-3	LVDCME Assemblies (2 Sheets) . . . . .	1-6
1-4	Typical SMS Card Receptacle . . . . .	1-8
1-5	Electrical and Mechanical Characteristics . . . . .	1-8
2-1	LVDCME Timing Gates . . . . .	2-7
2-2	Clock Generator . . . . .	2-8
2-3	Bit-Gate Shift Register Control Circuit . . . . .	2-9
2-4	Bit-Gate Shift Register Outputs . . . . .	2-10
2-5	Phase Generator . . . . .	2-11
2-6	Typical LVDCME Voter . . . . .	2-12
2-7	Typical LVDCME Disagreement Error Detector . . . . .	2-13
2-8	Typical Exclusive OR Comparator Circuit . . . . .	2-14
2-9	Typical Binary Counter . . . . .	2-14
2-10	Typical Parity Detector . . . . .	2-15
2-11	Channel Switching Selections . . . . .	2-16
2-12	Typical Computer Voter Group and Input Circuits . . . . .	2-17
2-13	Channel Selection Methods . . . . .	2-18
2-14	Channel/Module Switching Circuits . . . . .	2-19
2-15	Channel Selection Relay Table . . . . .	2-20
2-16	Relays Picked For Module Selection . . . . .	2-21
2-17	Memory Load and Verify Tape Format . . . . .	2-23
2-18	Tape Reader Timing and Control Circuits . . . . .	2-28
2-19	Tape Reader Clock Pulse Timing . . . . .	2-30
2-20	Tape Reader Character Bit Generator Timing . . . . .	2-32
2-21	Tape Reader Register Parity Detector . . . . .	2-34
2-22	Tape Reader Serializer Outputs . . . . .	2-35
2-23	Serial Parity Error Detector . . . . .	2-35
2-24	Cycle Generator . . . . .	2-37
2-25	Sector-Syllable-Module Shift Register . . . . .	2-41
2-26	Address Shift Register . . . . .	2-43
2-27	Data Display Shift Register . . . . .	2-44
2-28	AI3/TRS Past History Word Counter Outputs . . . . .	2-50
2-29	Instruction Word Counter Outputs, Operational Program Mode . . . . .	2-51
2-30	Instruction Word Counter Outputs, Test Program Mode . . . . .	2-51
2-31	LVDCME Self-Check Cable Interconnection List . . . . .	2-52
2-32	Self-Check Clock Generation . . . . .	2-54
2-33	Clock and BO Error Simulation . . . . .	2-55
2-34	Self-Check Bit Generator Control and Shift Register Timing . . . . .	2-56
2-35	Self-Check Phase Generation . . . . .	2-57
2-36	Self-Check Operation Code and Address Timing . . . . .	2-59
2-37	Serial Data Simulation and Self-Check Serial Compare Errors . . . . .	2-61

## LIST OF ILLUSTRATIONS (cont)

Figure	Title	Page
2-38	Self-Check Simulation of PR0 . . . . .	2-63
2-39	Self-Check Simulation of HOPC1 . . . . .	2-63
2-40	Self-Check Simulation of AI3 and TRS . . . . .	2-64
2-41	Self-Check Simulation of MD7 and MR1 . . . . .	2-65
3-1	Connector Panel Assembly (02A3) . . . . .	3-2
3-2	Connector Panel Assembly (01A11) . . . . .	3-2
3-3	Power Control Panel . . . . .	3-5
3-4	Tape Reader and Mode Control Panel . . . . .	3-6
3-5	Memory Load and Data Display Panel . . . . .	3-7
3-6	Interface Exerciser Panel . . . . .	3-8
3-7	Controls and Indicators (15 Sheets) . . . . .	3-9
4-1	Recommended Standard Test Equipment . . . . .	4-1
4-2	List of Recommended Special Tools (3 Sheets) . . . . .	4-2
4-3	Recommended Special Tools (5 Sheets) . . . . .	4-5
6-1	LVDCME General Preventive Maintenance . . . . .	6-2
6-2	Power Supplies (Trygon) Preventive Maintenance . . . . .	6-2
6-3	Tape Reader Assembly (01A3) Preventive Maintenance (2 Sheets) . . . . .	6-3
6-4	Tape Spooler Assembly (01A4) Preventive Maintenance . . . . .	6-5
7-1	LVDCME Self-Check Cables Interconnections . . . . .	7-2
7-2	LVDCME Interlocks Locations . . . . .	7-6
7-3	Primary Power Checks (3 Sheets) . . . . .	7-7
7-4	Secondary Power Checks (2 Sheets) . . . . .	7-10
7-5	Computer Power Checks (4 Sheets) . . . . .	7-12
7-6	Initialization Procedure (2 Sheets) . . . . .	7-16
7-7	Tape Reader Register Checks (8 Sheets) . . . . .	7-18
7-8	Tape Reader Clock and Controls Checks (3 Sheets) . . . . .	7-26
7-9	Automatic Self-Check and Tape Reader Controls Checks (15 Sheets) . . . . .	7-29
7-10	LVDCME Self-Check Timing Checks (7 Sheets) . . . . .	7-44
7-11	Memory Timing Checks . . . . .	7-51
7-12	Computer Temperature Sensing Checks (2 Sheets) . . . . .	7-52
7-13	Channel-Module Switching Checks (10 Sheets) . . . . .	7-54
7-14	Single Step Checks (25 Sheets) . . . . .	7-64
7-15	Past History Mode Checks (12 Sheets) . . . . .	7-89
7-16	Data Register Checks (15 Sheets) . . . . .	7-101
7-17	Halt Checks (11 Sheets) . . . . .	7-116
7-18	Interrupt Checks (20 Sheets) . . . . .	7-127
7-19	Secondary Power Adjustments (2 Sheets) . . . . .	7-147



## LIST OF ILLUSTRATIONS (cont)

Figure	Title	Page
7-20	Computer Power Adjustments (3 Sheets) . . . . .	7-149
7-21	Tape Reader Clock Adjustments (2 Sheets) . . . . .	7-152
7-22	LVDCME Self-Check Timing Adjustments (5 Sheets) . . . . .	7-154
7-23	Computer Temperature Sensing Adjustments (3 Sheets) . . . . .	7-159
7-24	Delay Lines 1, 2, 3 Adjustments (4 Sheets) . . . . .	7-162
7-25	Halt Adjustment (2 Sheets) . . . . .	7-166
7-26	Self-Check Tape Listing (27 Sheets) . . . . .	7-168
7-27	Self-Check Tape Instructions (57 Sheets) . . . . .	7-195
7-28	Self-Check Tape Instruction and Operation Codes (3 Sheets) . . . . .	7-252
8-1	SMS Card Location and Pin Arrangement in Gate Assemblies . . . . .	8-2
8-2	Self-Check Wired-In Program Listing (5 Sheets) . . . . .	8-3
9-1	LVDCME Replaceable Assemblies and Parts . . . . .	9-2
9-2	Repairable Printed Circuit Board (SMS Card) Assemblies . . . . .	9-3
9-3	Power Control Panel Assembly (01A1) Replaceable Parts (2 Sheets) . . . . .	9-3
9-4	Tape Control Panel Assembly (01A2) Replaceable Parts . . . . .	9-4
9-5	AC Power Gate Assembly (01B5) Replaceable Parts . . . . .	9-5
9-6	Module Switching Relay Gate Assembly (01B8) Replaceable Parts . . . . .	9-5
9-7	Memory Loader and Data Display Panel Assembly (02A1) Replaceable Parts . . . . .	9-6
9-8	Interface Exerciser Panel Assembly (02A2) Replaceable Parts . . . . .	9-7
9-9	Connector Panel Assembly (02A3) Replaceable Parts . . . . .	9-8
9-10	Computer Power Sequence Relay Gate Assembly (02A8) Replaceable Parts . . . . .	9-9
9-11	Vendor Code Cross-Reference . . . . .	9-10
9-12	Switch Assembly . . . . .	9-10
9-13	Wrapped Connection . . . . .	9-10
9-14	Recommended Wrapping Tools . . . . .	9-10
9-15	Wrapping Tool Assembly . . . . .	9-11
9-16	Wrapping Procedure . . . . .	9-12
9-17	Wrap Spacing . . . . .	9-13
9-18	Unwrap Tool . . . . .	9-13
9-19	Crimped Connection, Cross Section . . . . .	9-14
9-20	Recommended Crimping Tools . . . . .	9-15
9-21	Slip-on Connector Terminal . . . . .	9-15
9-22	Recommended Soldering Tools . . . . .	9-16

## LIST OF ILLUSTRATIONS (cont)

Figure	Title	Page
9-23	Terminal Connections . . . . .	9-17
9-24	Axial Lead Connections . . . . .	9-17
9-25	Good Soldered Connections . . . . .	9-18
9-26	Defective Soldered Connections . . . . .	9-19
9-27	Stress Applied to Component Leads . . . . .	9-21
9-28	Component Removal . . . . .	9-22
9-29	Recommended Repainting Materials . . . . .	9-24
10-1	LVDCME Automated Logic Diagrams (4 Sheets) . . . . .	10-6
10-2	Typical Logic Page . . . . .	10-10
10-3	Typical Logic Block . . . . .	10-11
10-4	LVDCME AC Power Distribution Electrical Schematic Diagram (LN 00.03.01.0) . . . . .	10-12
10-5	Power Sequence, LVDCME and Computer, Electrical Schematic Diagram (LN 00.03.02.0) . . . . .	10-13
10-6	LVDCME DC Power Distribution Electrical Schematic Diagram (LN 00.03.03.0 and LN 00.03.04.0) (2 Sheets) . . . . .	10-14
10-7	LVDCME Computer Power Distribution Electrical Schematic Diagram (LN 00.03.05.0 and LN 00.03.06.0) (2 Sheets) . . . . .	10-16
10-8	LVDCME Module Switching Power Distribution Electrical Schematic Diagram (LN 00.03.07.0) . . . . .	10-18
10-9	LVDCME Self Test and Lamp Test Electrical Schematic Diagram (LN 00.03.08.0) . . . . .	10-19
10-10	LVDCME DC Power Distribution and Grounding Electrical Schematic Diagram (LN 00.03.09.0) . . . . .	10-20
10-11	Cable Drawing (AP, AZ, and AN Cables) LVDCME to Computer and Test Stand (LN 00.03.10.0 and LN 00.03.11.0) (2 Sheets) . . . . .	10-21
10-12	Tape Control Panel (01A2) Data Flow Diagram (LN 00.04.01.0, LN 00.04.02.0 and LN 00.04.03.0) (3 Sheets) . . . . .	10-23
10-13	Memory Loader and Data Display Panel (02A1) Data Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0) (8 Sheets) . . . . .	10-26
10-14	Interface Exerciser Panel (02A2) Data Flow Diagram (LN 00.04.12.0 through LN 00.04.19.0) (8 Sheets). . . . .	10-34
10-15	Module Switching Data Flow Diagram (LN 00.04.20.0 through LN 00.04.27.0) (8 Sheets). . . . .	10-42
10-16	Tape Reader and Tape Spooler Cabling Data Flow Diagram (LN 00.04.28.0) . . . . .	10-50
10-17	Power Cable (AU Cable) Data Flow Diagram (LN 00.04.29.0) . . . . .	10-51

## LIST OF ILLUSTRATIONS (cont)

Figure	Title	Page
10-18	Signal Cable (AT, N, AR, AS and AM Cables) Data Flow Diagram (LN 00.04.30.0 through LN 00.04.34.0) (5 Sheets) . . . . .	10-52
10-19	Module Switching, Self-Check (AU Cable) Data Flow Diagram (LN 00.04.35.0) . . . . .	10-57
10-20	Signal Cable (C', D', E' and AW Cables) Data Flow Diagram (LN 00.04.36.0 through LN 00.04.39.0) (4 Sheets) . . . . .	10-58
10-21	Memory Loader and Data Display Panel (02A1, Pushbutton/Lamps IM1, IM2, IM3 and S/D) Data Flow Diagram (LN 00.04.40.0) . . . . .	10-62
10-22	Signal Cable (AX, BC' and AV Cables) Data Flow Diagram (LN 00.04.41.0 through LN 00.04.43.0) (3 Sheets) . . . . .	10-63
10-23	Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self-Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0) (9 Sheets) . . . . .	10-66
10-24	Signal (Simplex Computer BB #2) Cable (AT, N, AR, AS, and AM Cables) Data Flow Diagram (LN 00.04.53.0 through LN 00.04.57.0) (5 Sheets) . . . . .	10-75
10-25	Relay Circuits Locations Data Flow Diagram (LN 00.04.58.0) . . . . .	10-80
10-26	Relays on SMS Cards Data Flow Diagram (LN 04.00.01.0) . . . . .	10-81
10-27	History Delay Lines Data Flow Diagram (LN 04.00.02.0) . . . . .	10-82
10-28	Lamp Test Circuitry Data Flow Diagram (LN 04.00.18.0 and LN 04.00.19.0) (2 Sheets) . . . . .	10-83
10-29	Input Signals to Diode Cards Data Flow Diagram (LN 04.00.20.0) . . . . .	10-85
10-30	LVDCME Second Level Logic Diagrams (51 Sheets) . . . . .	10-86
10-31	Power Control Panel (01A1) Assembly Drawing . . . . .	10-137
10-32	Tape Control Panel (01A2) Assembly Drawing (2 Sheets) . . . . .	10-138
10-33	AC Power Gate (01B5) Assembly Drawing . . . . .	10-140
10-34	Memory Loader and Data Display Panel (02A1) Assembly Drawing (2 Sheets) . . . . .	10-141
10-35	Interface Exerciser Panel (02A2) Assembly Drawing (2 Sheets) . . . . .	10-143
10-36	Connector Panel (02A3) Assembly Drawing . . . . .	10-145
10-37	Computer Power Sequence Relay Gate (02A8) Assembly Drawing . . . . .	10-146
10-38	LVDCME Circuit Card Location Charts . . . . .	10-147
10-39	LVDCME Edge Connector Lists . . . . .	10-147
10-40	Relay Card Printed Circuit Board Assembly (6901030) . . . . .	10-148
10-41	AN1 Translator Printed Circuit Board Assembly (6901330) (2 Sheets) . . . . .	10-149

LIST OF ILLUSTRATIONS (cont)

Figure	Title	Page
10-42	AN2 Translator Printed Circuit Board Assembly (6901332) (2 Sheets) . . . . .	10-151
10-43	TC1, DD1 Detect Printed Circuit Board Assembly (6901336) (2 Sheets) . . . . .	10-153
10-44	TC2, B0 Detect Printed Circuit Board Assembly (6901338) (2 Sheets) . . . . .	10-155
10-45	NA1 Translator Printed Circuit Board Assembly (6901340) (2 Sheets) . . . . .	10-157
10-46	NA2 Translator Printed Circuit Board Assembly (6901342) (2 Sheets) . . . . .	10-159
10-47	SC1 Simulator Printed Circuit Board Assembly (6901344) (2 Sheets) . . . . .	10-161
10-48	SC2 Simulator Printed Circuit Board Assembly (6901346) (2 Sheets) . . . . .	10-163
10-49	Modified AN1 Printed Circuit Board Assembly (6901348) (2 Sheets) . . . . .	10-165
10-50	3.6K Resistor Printed Circuit Board Assembly (6901349) . .	10-167
10-51	Temperature Monitoring Printed Circuit Board Assembly (6901350) (2 Sheets) . . . . .	10-168
10-52	SCR Resistor Printed Circuit Board Assembly (6901354) . . . . .	10-170
10-53	AN4 Translator Printed Circuit Board Assembly (6901355) (2 Sheets) . . . . .	10-171
10-54	CD1 Printed Circuit Board Assembly (6901356) (2 Sheets) . . . . .	10-173
10-55	SC3 Printed Circuit Board Assembly (6901358) (2 Sheets) . . . . .	10-175

## LIST OF RELATED MANUALS

Equipment	Manufacturer	Manual Title
Power Supply Model M15-50A-0V	Trygon Electronics Corporation	Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M15-50A-0V.
Power Supply Model M15-15A-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M15-15A-0V.
Power Supply Model M36-10A-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M36-10A-0V.
Power Supply Model M15-10-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M15-10-0V.
Power Supply Model M36-5-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M36-5-0V.
Power Supply Model M15-5-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M15-5-0V.
Power Supply Model M15-30A-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M15-30A-0V.
Power Supply Model M15-15A-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M15-15A-0V.
Power Supply Model M15-10-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M15-10-0V.
Tape Reader Assem- bly, Model RR- 1002B-333	Rheem Electronic Corporation	Rheem Tape Reader, Model RR-1002B, L, R, Operations and Maintenance Manual.
Tape Spooler Assem- bly, Model RS-500A		Rheem Tape Spooler, Operations and Maintenance Manual.
Automated Logic Diagrams	IBM Corporation	Saturn V LTE - LVDC Manual Exerciser Automated Logic Diagrams.




Figure 1-1. Launch Vehicle Digital Computer Manual Exerciser

## SECTION I

### INTRODUCTION AND DESCRIPTION

#### 1-1. INTRODUCTION.

#### 1-2. PURPOSE OF MANUAL.

1-3. This volume of the manual provides laboratory maintenance instructions for the Saturn V LTE Launch Vehicle Digital Computer Manual Exerciser (hereinafter referred to as the LVDCME), IBM part number 6902000 M1 (see figure 1-1), manufactured by International Business Machines Corporation, Federal Systems Division, Rockville, Maryland.

1-4. Maintenance instructions for those LVDCME assemblies not built or modified by the Federal Systems Division are not included in this manual but are supplied separately. (Refer to the list of related manuals.) Automated Logic Diagrams (ALD's) are not an integral part of this manual but are referred to (as needed) by their IBM drawing numbers.

1-5. Unusual terms and abbreviations are listed alphabetically in the glossary. A topical index indicates the pages that describe the LVDCME functions and circuits. Both the glossary and the index are located at the back of the volume.

#### 1-6. PURPOSE OF EQUIPMENT.

1-7. The purpose of the LVDCME is to evaluate the Launch Vehicle Digital Computer (LVDC) when the LVDCME is installed in either the ACME or the ASTEC laboratory test equipments (refer to Volume I).

#### 1-8. PART SYMBOLS.

1-9. Symbols for standard electrical and electronic parts conform with military standard MIL-STD-15-1. Nonstandard symbols are defined in the table of part symbols.

#### 1-10. LOGIC SYMBOLS.

1-11. The logic symbols used in this volume and on the ALD's are defined in the table of logic symbols. Also, included with the table is a discussion of the physical layout and interpretation of the ALD's.

#### 1-12. DESCRIPTION.

#### 1-13. CONSTRUCTION.

1-14. The LVDCME (figure 1-1) is comprised of two frames (frame 01 and frame 02) welded together to form a unit 58 inches long, 31 inches deep and 60 inches high that weighs approximately 1912 pounds. Frames 01 and 02 are further divided into modules. The upper module in each of these frames is designated module A; the lower module is designated module B.

1-15. Each module has removable side covers and hinged gate assemblies that provide access to parts within the module. Hinged doors provide access to power supplies and power control relays at the rear of modules 01A and 02A. Each removable side cover and hinged door (except the hinged gate assemblies and the power supply access doors) is electrically interlocked so that power is disconnected whenever a cover is removed or a door is opened. Casters at the bottom of each frame facilitate moving and installation.

#### 1-16. ASSEMBLIES.

1-17. Figure 1-2 shows the assemblies of frames 01 and 02. Figure 1-3 lists the LVDCME assemblies in alphanumeric order by reference designation to provide additional information concerning these assemblies. In frames 01 and 02, reference designators for the assemblies are prefixed by the number of the module in which the assembly is located. For example, the power control panel is located in frame 01 module A and has a partial reference designation 1; the complete reference designation for this panel is therefore 01A1.

1-18. CONTROL PANELS. Each of the four LVDCME control panels is divided into areas that contain associated controls and indicators. The type of controls and/or indicators is designated by the legend at the top of the area. A table in Section III lists all operating controls and indicators with brief descriptions of their functions. The TAPE READER AND MODE CONTROL panel and the POWER CONTROL panel contain test jacks for monitoring critical voltages or signals.

1-19. POWER SUPPLIES. Each of the ten LVDCME power supplies has been slightly modified from the configurations shown in the maintenance manuals for these supplies. One modification is the replacement of the standard input plugs with plugs that fit the power supply receptacles in the LVDCME. Another modification is the removal of internal power supply jumpers to allow remote rather than local sensing of the power supply voltages.

1-20. Each power supply can provide an output that is current and/or voltage regulated. In the LVDCME each current regulation circuit is disabled by placing the CURRENT potentiometer in the full clockwise position.

1-21. The power supplies have external resistor networks that permit the output voltages to be varied plus or minus 1 volt. These resistor networks (consisting of a fixed resistor in series with a potentiometer) are mounted on the POWER CONTROL panel. The potentiometer may be adjusted from the front of the panel.

1-22. GATE ASSEMBLIES. Each of the gate assemblies containing SMS circuit cards and other components is hinged on one edge for ease of accessibility in checkout and maintenance. A fan assembly mounted on each gate assembly provides cooling air for the SMS circuit cards and components.

#### 1-23. STANDARD MODULAR SYSTEM LOGIC.

1-24. SMS CARD PHYSICAL DESCRIPTION. The logic cards used in the LVDCME are called standard modular system (SMS) cards. These pluggable printed circuit cards contain all the components and printed wiring necessary for a particular electronic function. A special program cap on some SMS printed circuit cards gives additional flexibility to this form of packaging, and reduces the number of cards required for field servicing. Each card is identified by a four-character code and a six-, seven-, or nine-digit IBM part number.



1-25. The SMS single card, the kind used in the LVDCME, is made of an epoxy paper laminate material, and is approximately 1/16 inch thick, 4-1/2 inches long, and 2-1/2 inches wide. All of the electronic components and the program cap, if used, are mounted on the front side of the SMS card form. Connections to the components and program cap are made on the back side of the SMS card form by printed wiring patterns that terminate at contacts at the bottom of the card. These contacts, labeled A through R, couple the signals and voltages to the circuit components when the card is inserted into its receptacle. The printed circuit wiring (land pattern) depends on the type of circuit on the card.

1-26. The program cap on the front of some SMS cards comprises two conductor rails which, in the pre-cut state, connect to tabs on the printed circuit land pattern. By cutting the program cap, various jumpering (cap) connections are made to the tabs to allow one SMS card to be used in several circuit configurations.

1-27. SMS RECEPTACLE PHYSICAL DESCRIPTION. The pluggable printed circuit cards are inserted into SMS card receptacles (figure 1-4). Although the contacts are all in line on the card insertion side of the receptacle, they pass through the receptacle in a staggered arrangement. This arrangement allows additional room for wire-wrapping or soldering of signal and voltage wires to the terminal pins. The SMS card receptacles used in the LVDCME are the 8-position type, serving as a common receptacle for eight individual SMS cards, and the 1-position type, accommodating one SMS card.

1-28. ELECTRICAL AND MECHANICAL CHARACTERISTICS.

1-29. Figure 1-5 lists the LVDCME electrical and mechanical characteristics.

Legend for Figure 1-2

<u>Item</u>	<u>Name</u>
1	Memory Loader and Data Display Panel Assembly (02A1)
2	Interface Exerciser Panel Assembly (02A2)
3	Power Control Panel Assembly (01A1)
4	Tape Control Panel Assembly (01A2)
5	Tape Reader Assembly (01A3)
6	Tape Spooler Assembly (01A4)
7	Gate Assembly (01B4)
8	Gate Assembly (01B3)
9	Gate Assembly (01B2)
10	Gate Assembly (01B1)
11	Gate Assembly (02B4)
12	Gate Assembly (02B3)
13	Gate Assembly (02B2)
14	Gate Assembly (02B1)
15	Connector Panel Assembly (02A3)
16	Power Sequence Relay Gate Assembly (01A9)
17	Power Supply (02A9)
18	Power Supply (02A10)
19	Computer Power Sequence Relay Gate Assembly (02A8)
20	Power Supply (02A4)
21	Power Supply (02A5)
22	Power Supply (02A6)
23	Power Supply (02A7)
24	Delay Line Gate Assembly (02B8)
25	Gate Assembly (02B7)
26	Gate Assembly (02B6)
27	Gate Assembly (02B5)
28	Module Switching Relay Gate Assembly (01B8)
29	Gate Assembly (01B7)
30	Gate Assembly (01B6)
31	AC Power Gate Assembly (01B5)
32	Power Supply (01A7)
33	Power Supply (01A8)
34	Power Supply (01A6)
35	Power Supply (01A5)





Figure 1-2. Frame 01 and 02 Assemblies

Reference Designation	Index Number Figure 1-2	Name	Part Number or Manufacturers Designation	Manufacturer	Description
01A1	3	Power Control Panel Assembly	6901200	IBM Corporation	Hinged on bottom. Contains power controls and adjustments and voltage monitoring test points for the LVDCME and computer under test.
01A2	4	Tape Control Panel Assembly	6901100	IBM Corporation	Hinged on left side. Contains controls and test points for the tape reader and tape spooler.
01A3	5	Tape Reader Assembly	Model RR-1002B-333 (6901110)	Rheem Electronic Corporation	Mounted on slide mounted rack with assembly 01A4. See maintenance instructions for this item. (Refer to list of related manuals.)
01A4	6	Tape Spooler Assembly	Model RS-500A (6901120)	Rheem Electronic Corporation	Mounted on slide mounted rack with assembly 01A3. See maintenance instructions for this item. (Refer to list of related manuals.)
01A5	35	Power Supply	Model M15-50A-0V (6901013)	Trygon Electronics Incorporated	Provides -12 VDC for LVDCME logic circuits. See maintenance instructions for this item. (Refer to list of related manuals.)
01A6	34	Power Supply	Model M15-15A-0V (6901010)	Trygon Electronics Incorporated	Provides -6 VDC for LVDCME logic circuits. See maintenance instructions for this item. (Refer to list of related manuals.)
01A7	32	Power Supply	Model M36-10A-0V (6901012)	Trygon Electronics Incorporated	Provides -26.5 VDC for LVDCME power sequencing relays. See maintenance instructions for this item. (Refer to list of related manuals.)
01A8	33	Power Supply	Model M15-10-0V (6901011)	Trygon Electronics Incorporated	Provides +12 VDC for LVDCME logic circuits. See maintenance instructions for this item. (Refer to list of related manuals.)
01A9	16	Power Sequence Relay Gate Assembly	6901500	IBM Corporation	Hinged on bottom. Contains voltage sequencing relays used during power-up and power-down operations.
01B1	10	Gate Assembly	6901300	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
01B2	9	Gate Assembly	6901400	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
01B3	8	Gate Assembly	6901430	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
01B4	7	Gate Assembly	6901230	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
01B5	31	AC Power Gate Assembly	6901600	IBM Corporation	Accessible through side panel. Contains AC power control circuits for power supplies and fans.
01B6	30	Gate Assembly	6901630	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
01B7	29	Gate Assembly	6901530	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
01B8	28	Module Switching Relay Gate Assembly	6901220	IBM Corporation	Hinged on top. Contains LVDCME relays used during computer module switching.

Figure 1-3. LVDCME Assemblies (Sheet 1 of 2)

Reference Designation	Index Number Figure 1-2	Name	Part Number or Manufacturers Designation	Manufacturer	Description
02A1	1	Memory Loader and Data Display Panel Assembly	6902100	IBM Corporation	Hinged on left side. Contains controls and indicators needed during memory loading and verification.
02A2	2	Interface Exerciser Panel Assembly	6902150	IBM Corporation	Hinged on right side. Contains error indicators and controls and indicators needed to exercise the computer with the diagnostic program.
02A3	15	Connector Panel Assembly	6902330	IBM Corporation	Contains LVDCME - computer and self check interface connectors.
02A4	20	Power Supply	Model M36-5-0V (6902042)	Trygon Electronics Incorporated	Provides +20 VDC for computer memory circuits. See maintenance instructions for this item. (Refer to list of related manuals.)
02A5	21	Power Supply	Model M15-5-0V (6902041)	Trygon Electronics Incorporated	Provides +12 VDC for computer logic circuits. See maintenance instructions for this item. (Refer to list of related manuals.)
02A6	22	Power Supply	Model M15-30A-0V (6902044)	Trygon Electronics Incorporated	Provides +6 VDC for computer logic circuits. See maintenance instructions for this item. (Refer to list of related manuals.)
02A7	23	Power Supply	Model M15-15A-0V (6902045)	Trygon Electronics Incorporated	Provides -3 VDC for computer logic circuits. See maintenance instructions for this item. (Refer to list of related manuals.)
02A8	19	Computer Power Sequence Relay Gate Assembly	6902230	IBM Corporation	Contains relays that control sequencing of voltages applied to the computer during power-up and power-down operations.
02A9	17	Power Supply	Model M15-10-0V (6902040)	Trygon Electronics Incorporated	Provides +6 volts to computer for module switching. See maintenance instructions for this item. (Refer to list of related manuals.)
02A10	18	Power Supply	Model M15-5-0V (6902041)	Trygon Electronics Incorporated	Provides +12 VDC to computer for module switching. See maintenance instructions for this item. (Refer to list of related manuals.)
02B1	14	Gate Assembly	6902200	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
02B2	13	Gate Assembly	6902300	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
02B3	12	Gate Assembly	6902400	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
02B4	11	Gate Assembly	6902500	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
02B5	27	Gate Assembly	6902600	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
02B6	26	Gate Assembly	6902700	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
02B7	25	Gate Assembly	6902800	IBM Corporation	Hinged on top. Contains LVDCME logic circuits.
02B8	24	Delay Line Gate Assembly	6902900	IBM Corporation	Hinged on top. Contains LVDCME delay lines.

Figure 1-3. LVDCME Assemblies (Sheet 2)



NOTE:

ALL OF THE PIN LETTERS DO NOT APPEAR ON THE RECEPTACLES. THEY ARE SHOWN HERE FOR REFERENCE PURPOSES.

Figure 1-4. Typical SMS Card Receptacle

Input Power	Phase: 3 phase; 5 wire; wye connected; phase sequence is ABC Frequency: 60 ±5 cycles/sec Voltage: 115 ±11.5 VAC (line to neutral) Current: 20 (MIN) to 30 (MAX) amperes/phase
Environment	Ambient Temperature: +60 DEG F to +95 DEG F Relative Humidity: 10% to 80%
Mechanical Packaging	Basic Packaging: IBM SMS family. Cabinet: Two frames mechanically and electrically bonded together  Size: Height - 60 inches Length - 58 inches Depth - 31 inches Weight: 1912 pounds  Logic Chassis Design: Hinged on one edge for ease of accessibility; a blower is mounted on each chassis for cooling of SMS circuit cards and components.  Printed Circuit Cards: The basic logic subassembly is SMS cards.

Figure 1-5. Electrical and Mechanical Characteristics

## SECTION II

### THEORY OF OPERATION

#### 2-1. GENERAL.

2-2. This section contains a functional description of the LVDCME circuits. The functional descriptions contained in this section are as follows:

1. POWER DISTRIBUTION
  - a. AC POWER DISTRIBUTION
  - b. INTERNAL LVDCME POWER DISTRIBUTION
  - c. DC POWER DISTRIBUTION TO COMPUTER INTERFACE
2. LVDCME SUBSIDIARY CIRCUITS
  - a. LVDCME TIMING
  - b. TRANSLATION CIRCUITS
  - c. VOTERS
  - d. DISAGREEMENT ERROR DETECTORS
  - e. EXCLUSIVE OR COMPARATORS
  - f. BINARY COUNTERS
  - g. PARITY DETECTORS
  - h. ERROR TEST AND ERROR RESET CIRCUITS
  - i. INDICATOR LAMP CIRCUITS
3. CHANNEL-MODULE-SWITCHING
4. MEMORY LOADER/DATA DISPLAY
5. INTERFACE EXERCISER
6. SELF CHECK
7. COMPUTER CONTROL

2-3. In describing the functions listed, simplified diagrams and timing charts are presented to familiarize the reader with the equipment. Detailed drawings are provided in Section X; reference to these drawings is made as necessary.

2-4. Negative logic is used throughout the LVDCME. A "1" is represented by a negative voltage level (-6 VDC or -12 VDC) and a "0" is represented by ground potential. An input to an "AND" or an inverter circuit that is floating, is interpreted as a "1". A "0" output prevails when "OR", "AND" or inverter circuit outputs are "ORed" together.

#### 2-5. POWER DISTRIBUTION.

2-6. AC POWER DISTRIBUTION. (See figure 10-4.)

2-7. Primary power (3-phase, 60 cycle AC) is applied to connector 01B11J01. Each phase is applied through circuit breaker 01B5CB4 to movable contacts of relay 01B5K3. Phase A is also connected to the primary of transformer 01B5T1 whose secondary applies 24 volts to receptacle 02A3J23. This voltage is returned externally to the E. O. PWR CONT point (upper left hand corner of drawing) and routed through interlocks, normally closed contacts of POWER OFF switch 01A1S6 and normally closed contacts of relay 01B5K3 to POWER OFF lamps 01A1DS6. This action causes the POWER OFF lamp to light.

2-8. When POWER ON switch 01A1S7 is pressed, relay 01B5K3 picks and holds through its own contacts. The following occurs:

1. POWER OFF lamps 01A1DS6 go out.
2. POWER ON lamps 01A1DS7 light.
3. Primary power is routed through normally open contacts of relay 01B5K3 to fan motors, DC power supplies, and  $\phi$ A,  $\phi$ B,  $\phi$ C, and FAN lamps 01A1DS5.

#### NOTE

Phases are distributed as follows:

Phase A    -12 V power supply (computer exerciser)

             +12 V power supply (module switching)

$\phi$ A lamp 01A1DS5

Phase B    All fan motors

             +6 V power supply (module switching)

             +20 V power supply (computer)



NOTE (cont)

+12 V power supply (computer)

+6 V power supply (computer)

-3 V power supply (computer)

$\phi$  B and FAN lamps 01A1DS5

Phase C +12 V power supply (computer exerciser)

-26.5 V power supply (computer exerciser)

-6 V power supply (computer exerciser)

Tape reader

$\phi$  C lamp 01A1DS5

2-9. When POWER OFF switch 01A1S6 is pressed, 24 volts, from the interlocks, is disconnected from the remainder of the circuit, and relay 01B5K3 drops, removing primary power from fans and all AC receptacles. The following occurs:

1. POWER ON lamp 01A1DS7 goes out.
2.  $\phi$  A,  $\phi$  B,  $\phi$  C, and FAN lamps 01A1DS5 lamps go out.
3. POWER OFF lamp 01A1DS6 lights (when POWER OFF switch 01A1S6 is released).

2-10. INTERNAL LVDCME DC POWER DISTRIBUTION. (See figures 10-5 and 10-6.)

2-11. Power distribution paths within the LVDCME are controlled by relays and switches, and the paths vary when the relay and switch contacts are transferred. The subsequent description covers the initial conditions and voltage sequencing during LVDCME power-on and power-off operations.

NOTE

Prefix all abbreviated reference designations with 01A9.

2-12. Initially all relays are de-energized and -26.5 volts is available at contact C of ACME POWER-SEQ ON switch 01A1S4. ACME POWER-SEQ OFF lamps 01A1DS3 are lit, and ACME POWER-SEQ ON lamps 01A1DS4 are not lit. When ACME POWER-SEQ ON switch 01A1S4 is pressed, relay K11 picks, and power supply voltages pick the following relays through normally open contacts of relay K11 (figure 10-6):

<u>Power Supply</u>	<u>K11 Contact</u>	<u>Relay Picked</u>
-12 V	D	K8
+12 V	B	K9
-6 V	C	K16

2-13. Relays K2, K3 and K10 pick through normally open contacts of K9, and relay K13 picks through normally open contacts of relay K10 removing energizing voltage from ACME POWER-SEQ OFF lamps 01A1DS3. All relays picked thus far hold through the interlocks formed by normally open contacts of relays K13, K8, K16, K9 and K10. The ACME POWER-SEQ ON switch 01A1S4 may now be released without affecting the power-on sequencing.

2-14. When relay K13 picks energizing voltage is applied through its normally open contacts to one-second time-delay relay K17. After one second, relay K17 picks and applies a ground to the coil of relay K1. Relay K1 picks and holds through its own contacts and disconnects the ground return for relay K17 causing K17 to drop. Energizing voltage is applied through normally open contacts of relay K1, and normally closed contacts of relays K17 and K14 to relay K12 and ACME POWER-SEQ ON lamps 01A1DS4. When relay K12 picks, a ground level (OPER) is applied to LVDCME logic circuits and the power-on sequence is complete.

2-15. When ACME POWER-SEQ OFF switch 01A1S3 is pressed, the power-off sequence begins. Energizing voltage is applied to relay K14 and one-second time-delay relay K14 through normally closed contacts of relay 02A8K13. Relay K14 picks, holds through its own contacts and provides energizing voltage to relay K4 when switch 01A1S3 is released. When relay K14 picks, relay K12 drops and removes OPER from LVDCME logic circuits. After one second, relay K4 picks and de-energizes relay K11. When relay K11 drops, all relays except K4 drop. (ACME POWER-SEQ ON lamp 01A1DS4 goes out when relay K1 drops; ACME POWER-SEQ OFF lamp 01A1DS3 lights when relay K13 drops.) When the heating element in relay K4 cools, K4 contacts open and the power-off sequence is complete.

2-16. DC POWER DISTRIBUTION TO THE COMPUTER INTERFACE. (See figures 10-5, 10-7 and 10-8.)

2-17. The subsequent description covers the initial conditions and voltage sequencing of the DC power distribution during computer power-on and power-off operations.

#### NOTE

Prefix all abbreviated reference designations with 02A8.

2-18. Initially all relays in gate 02A8 are de-energized with the exception of relay K40 which is picked by -26.5 V from the Launch Vehicle Data Adapter Manual Exerciser (LVDAME) or Temperature Modulator interlock. The COMP POWER-SEQ OFF lamps 01A1DS1 are lit, and COMP POWER-SEQ ON lamps 01A1DS2 are not lit. When COMP POWER-SEQ ON switch 01A1S2 is pressed, -26.5 V is applied through normally open relay K40 contacts to relay K36. Relay K36 picks and allows power supply voltages to pick interlock relays K29, K26, K28, K15, K31 and K30 (figures 10-7 and 10-8). Power relays K23, K33 and K39 pick through the interlock formed by the normally open contacts of the interlock relays. Voltages are fed through contacts to the computer interface as follows:

<u>Voltage</u>	<u>Relay</u>	<u>Contacts</u>
+6 V	K33	B and C
+12 V	K33	D
+20 V	K23	A
-3 V	K33	A
+12 V (MS)	K39	A and B
+6 V (MS)	K39	C and D

2-19. The memory interlock relays (K27, K12, K18 and K32) are picked by the power supply voltages. These relays prevent further power sequencing unless each DC power supply voltage (+6, +12, +20 and -3 volts) appears at the interface.

2-20. Relay K13 picks through normally open contacts K32-B and holds through its own contacts. Contacts K13-A by-pass switch 01A1S2 so that all relays energized thus far will remain energized when switch 01A1S2 is released. Contacts K13-B remove the ground return for COMP POWER-SEQ OFF lamps 01A1DS1.

2-21. Interlock relay K37 picks through the interlock formed by relay contacts K32-A, K12-A, K18-A and K27-A. Normally open relay K37 contacts switch power supply sense lines for remote sensing. Interlock relays K35 and K38 pick through normally closed contacts of relay K11 and normally open contacts of relay K37. As normally closed relay K35 contacts open, local sensing lines are disconnected from the power supplies. When relay K37 picks, energizing voltage is applied (through normally closed relay K6 contacts) to one-second time-delay relay K1 and two-second time-delay relay K2. The normally open relay K1 contacts close after 1/5 second and provide a ground return for relay K7 which picks and holds through its own contacts. +20 V is applied to the computer memory through normally closed relay K1 contacts and current limiting resistors R1 and R2. When relay K7 picks, energizing voltage is removed from relay K1 which drops in approximately 4/5 second. Relays K2 and K8 control each other in the same manner that relays K1 and K7 controlled each other except that the total time delay of K2 is two seconds. When relay K2 drops energizing voltage is applied (through normally closed relay K2 contacts and normally open relay K8 contacts) to the coils of relays K14 and K24. Normally open K14-C contacts and normally closed relay K9 contacts shunt current limiting resistors R1 and R2 and allow +20 V to be applied directly to the computer memory. Normally open relay K24-A contacts provide the remote sensing path for the +20 V power supply.

2-22. Relay K19 picks through normally open relay K14 contacts and normally closed relay K17 contacts, and relay K22 picks through contacts of relays K19 and K16. The opening of normally closed K19 contacts disconnect the local sense line for the +20 V power supply. When relay K22 picks, the PWR HLT (power halt) ground level is removed from computer logic circuits, and energizing voltage is applied to COMP POWER-SEQ ON lamps 01A1DS2. This completes the power-on sequence.

2-23. When COMP POWER-SEQ OFF switch 01A1S1 is pressed, the power-off sequence starts. Energizing voltage is applied to relay K16 which picks and holds through its own contacts. When relay K16 picks, contacts K16-B remove energizing voltage from relay K22. The COMP POWER-SEQ ON lamps 01A1DS2 go out, and the PWR HLT ground level is applied to the computer logic circuits. When switch 01A1S1 is pressed, voltage is also applied to one-second time delay relay K20. After one second, relay K20 picks and applies energizing voltage to relay K17, one-second time-delay relay K6 and five-second time-delay relay K5. When relay K17 picks, relay K19 drops and restores local sensing to the +20 V power supply. Open relay contacts K17-A also cause relay K9 to drop.

2-24. When relay K6 picks (after one-second delay), the following relays drop due to the opening of contacts K6-A: K7, K8, K14 and K24. One second after relay K6 picks, relay K5 picks and provides a ground return for relay K11. Relay K11 picks and holds through its own contacts and removes the ground return from relay K5 which drops in approximately four seconds. When relay K11 picks, the energizing voltage for relays K35 and K38 is removed, and the two relays drop. When relays K35 and K38 drop, local sensing is restored to power supplies +12 MS, +6 MS, -3 V, +6 COMP and +12 COMP.

2-25. When relay K14 drops, energizing voltage is applied (through normally closed contacts K14-B) to five-second time-delay relay K4 and two-second time-delay relay K21. After 2/5 second, relay K21 picks; after one second K4 picks. Normally open contacts of relay K21 provide a discharge path for computer memory capacitors. Relay K4 provides a ground return for relay K10 which picks and holds through its own contacts. Relay K10 removes the energizing voltage from relay K4 whose normally open contacts remove the energizing voltage from relay K13. Normally closed contacts K13-A remove the energizing voltage from relays K36 and K16 which, in turn, drop all energized relays except K40.

2-26. Computer power is also sequenced off if ACME POWER-SEQ OFF switch 01A1S3 is pressed. Contacts K13-D (normally open) provide the alternate means of starting the computer power-off sequence.

#### 2-27. LVDCME SUBSIDIARY CIRCUITS.

2-28. Subsidiary circuits are those which are related to more than one LVDCME function. These circuits are necessary to the operation of the LVDCME and are categorized as such only to prevent repetitious explanations.

#### 2-29. LVDCME TIMING.

2-30. The timing circuits provide LVDCME logic with negative timing gates synchronized with the positive computer timing gates. The clock generator receives the voted computer W clock and generates four clocks (NCPW, NCPX, NCPY, and NCPZ). The bit gate generator uses NCPW to generate 14 bit gates (NBG1 through NBG14). Similarly, the phase generator uses NBG1 to generate three phase gates (NPHA, NPHB, and NPHC). Figure 2-1 shows the timing relation between the various timing gates. The sync control circuit maintains synchronization between the outputs of the bit gate and phase




Figure 2-1. LVDCME Timing Gates

generators in the LVDCME and computer. The sync error detectors monitor synchronization between LVDCME and computer phase B and ACME and computer gate 5 and lights a lamp if synchronization is lost.

2-31. **CLOCK GENERATOR.** The clock generator is shown in simplified form on figure 2-2. The voted W clock (PTGY) is delayed a total of two clock times by DLY 1 and DLY 2. The delayed W clock triggers SS 1 which produces the Y clock pulse (NCPY).




Figure 2-2. Clock Generator

2-32. After being delayed by DLY 1, PTGY is again delayed by DLY 3. (The total delay of DLY 1 and DLY 3 is four clock times.) Single-shot SS 2 is triggered and NCPW is generated. Note that NCPW is generated by the preceding computer W clock.

2-33. The pulse that triggered SS 1 (DDCPW) is inverted and delayed one clock time by DLY 4 to produce NCPZ. Similarly the pulse that triggered SS 2 (DDDCPW) is inverted and delayed one clock time by DLY 5 to produce NCPX.

2-34. **BIT GENERATOR.** The bit generator consists of a shift register control circuit, a seven-bit shift register, and a bit decoding circuit. The shift register control circuit prevents the contents of the shift register from rippling through when it is stepped.

2-35. Figure 2-3 is a diagram of the shift register control circuit which is comprised of a pair of latches interconnected to form a binary counter. Latch L2 stores the configuration of latch L1 during a Y clock. The outputs of latch L2 are applied to -IO's which subsequently complement latch L1 during the following W clock. Outputs W AND A and W AND A NOT occur during alternate W clocks.




Figure 2-3. Bit-Gate Shift Register Control Circuit

2-36. The bit generator shift register is a latch register that changes configuration every bit time under control of  $W \text{ AND } A$  and  $W \text{ AND } A \text{ NOT}$ . Seven outputs ( $G1$  through  $G7$ ) change states as shown on figure 2-4. The bit decoder is a matrix that generates 14 bit gates that correspond to the times that two successive shift register outputs are in opposite states. For instance,  $NBG1$  is generated when  $G2 = 1$  and  $G1 = 0$ .

2-37. PHASE GENERATOR. The phase generator (figure 2-5) consists of two tratches that are interconnected so that outputs  $NPHA$ ,  $NPHB$ , and  $NPHC$  occur at the same times (respectively) that computer phases  $PA$ ,  $PB$ , and  $PC$  occur. The outputs of tratch 1 are changed during  $Y$  time of  $BG14$ ; the outputs of tratch 2 are changed during  $W$  time of  $BG1$ .

2-38. SYNC CONTROL. The sync control consists of a single-shot that generates a pulse at the beginning of each computer phase  $B$  ( $NPB$ ). This pulse is sent to the bit gate generator where it sets the control circuit and shift register to states that correspond to  $BG1$ . The sync pulse is also sent to the phase generator where it sets  $NPHB$  to a "1". The sync control therefore maintains synchronization between the computer and  $LVDCME$  timing gates once every three phases.

BIT GATE	1	2	3	4	5	6	7	8	9	10	11	12	13	14
W AND A	1	1	1	1	1	1	1	1	1	1	1	1	1	1
$\overline{W}$ AND A	1	1	1	1	1	1	1	1	1	1	1	1	1	1
G1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
G2	1	1	1	1	1	1	1	1	1	1	1	1	1	1
G3	1	1	1	1	1	1	1	1	1	1	1	1	1	1
G4	1	1	1	1	1	1	1	1	1	1	1	1	1	1
G5	1	1	1	1	1	1	1	1	1	1	1	1	1	1
G6	1	1	1	1	1	1	1	1	1	1	1	1	1	1
G7	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 2-4. Bit-Gate Shift Register Outputs

2-39. PHASE SYNC AND BIT-GATE SYNC ERROR DETECTORS. The phase sync error detector is a single stage comparator that compares NPHB with NPB at Z clock time. Errors are stored in a latch that causes the sync error indicator (SYNC) to light. The bit-gate sync error detector is another single stage comparator that compares G5 and NG5 at Z clock time. Errors are stored in a latch that also causes the sync error indicator to light.

#### 2-40. TRANSLATION CIRCUITS.

2-41. Most computer signals that appear at the computer-LVDCME interface must be translated from positive logic levels to negative logic levels. This is accomplished by translation circuits which change +6 V signals to -6 V signals and leave 0 V signals unchanged. Conversely, LVDCME signals that go to the computer must be translated into positive logic levels for use in the computer. Generally, LVDCME signals are named the same as their computer counterparts except that they are prefixed with T or N to indicate their translated or negative logic nature.

#### 2-42. VOTERS.

2-43. All triple modular redundant (TMR) inputs to the LVDCME go to voters. Each voter provides a single output that corresponds to the majority of inputs to the voter. Figure 2-6 is a simplified diagram of a typical voter in which inputs A1, A2, and A3 are used to generate a single output (NA). If two or more inputs are "1's", NA is a "1"; if two or more inputs are "0's", NA is a "0".

#### 2-44. DISAGREEMENT ERROR DETECTORS.

2-45. All TMR inputs to the LVDCME go to disagreement error detectors. These error detectors continuously sense for disagreement between corresponding signals from the three computer channels. If a disagreement exists, an error signal is generated which subsequently lights a lamp that indicates which signal and channel is at fault.






Figure 2-5. Phase Generator




Figure 2-6. Typical LVDCME Voter

2-46. The disagreement error detector works on the principle that if one signal in a TMR trio differs from the other two, it must match the inverses of the other two. Figure 2-7 is a simplified diagram of a typical disagreement error detector in which inputs A1, A2, and A3 (and their inverses) are compared. Each signal is compared (in a -AO) with the inverses of the remaining signals, and the inverse of each signal is compared with the remaining signals. If agreement between A1, A2, and A3 does not exist, a "1" will appear at the disagreement error output that corresponds to the faulty signal.

#### 2-47. EXCLUSIVE OR COMPARATORS.

2-48. The LVDCME contains many exclusive OR comparators that compare corresponding data from two sources. Figure 2-8 shows a typical exclusive OR comparator in which three parallel inputs (X1, X2, and X3) are compared with three other parallel inputs (Y1, Y2, and Y3).

2-49. If a compare exists, the input to each A0 will be unlike, and the output of each A0 will be a "1". This will result in a "1" on the COMPARE line and a "0" on the COMPARE NOT line. If a compare does not exist, at least one of the A0's will have two "1" inputs. This will result in a "0" on the COMPARE line and a "1" on the COMPARE NOT line.

2-50. Two additional A0's are required to compare each additional pair of inputs. A single stage comparator is used to compare serial data from two sources.

#### 2-51. BINARY COUNTERS.

2-52. The LVDCME contains many binary counters which are alternately set or cleared every time the signal they are monitoring changes from a "0" to a "1". Figure 2-9 shows a typical binary counter which is monitoring signal B and controlled by signal A.

2-53. The control latch stores the configuration of the output latch providing A is a "1". The output latch is then alternately set or reset every time B goes from a "0" to a "1". When A is a "0" the configuration of the output latch cannot be changed. The binary counter can be initially set or cleared by routing a signal through an inverter to the output latch set or reset input.




Figure 2-7. Typical LVDCME Disagreement Error Detector

2-54. PARITY DETECTORS.

2-55. The LVDCME contains several parity detectors that are used for parity bit generation and parity error detection. These parity detectors detect the number of "1's" contained in the information feeding them (see figure 2-10).

2-56. When either, none, or 2, or four of the inputs A, B, C, and D are "1's" the outputs of OR circuits 1 and 2 are the same value. Therefore one of the inputs to OR circuit 3 is a "1" and the EVEN and ODD outputs are respectively a "1" and "0". When an odd number of the inputs are "1's" the outputs of OR circuits 1 and 2 are unlike values. Thus the inputs to OR circuit 3 are "0's" and the EVEN and ODD outputs are a "0" and "1" respectively.

2-57. ERROR TEST AND ERROR RESET CIRCUITS.

2-58. The error test and error reset circuits generate four signals (ERR TEST and ERR RST and their inverses). The error latches are all set when ERR TEST is a "1" and are all reset when ERR RST is a "1".




Figure 2-8. Typical Exclusive OR Comparator Circuit




Figure 2-9. Typical Binary Counter

2-59. ERR TEST and ERR TEST NOT are the outputs of a latch which is set when the ERROR DEVICES TEST pushbutton is pressed and the tape reader is stopped. ERR RST and ERR RST NOT are forced to a "1" and a "0" respectively as follows:

1. When the ERROR RESET pushbutton is pressed and the tape reader is stopped.
2. At tape reader clock pulse 2 time in the invert error mode by a tape address of 00110.




Figure 2-10. Typical Parity Detector

#### 2-60. INDICATOR LAMP CIRCUITS.

2-61. The LVDCME contains many indicator lamps that are associated with either switches or latches. These lamps are all commonly connected to -12 VDC on one side. A lamp associated with a switch is lighted by providing a return path to ground for -12 VDC through the lamp and the normally open or normally closed contacts of the switch.

2-62. A lamp associated with a latch is connected in the collector circuit of an indicator driver. The lamp is lighted by a "1" input into the indicator driver which is fed by the set or reset of a latch.

2-63. The lamps on the MEMORY LOAD AND DATA DISPLAY, TAPE READER AND MODE CONTROL, and INTERFACE EXERCISER panels are lighted when the LAMP TEST pushbuttons on these panels are in the LAMP TEST position. This applies ground to the lamps or to the base of the transistor in the indicator driver.

#### 2-64. CHANNEL-MODULE SWITCHING.

2-65. The channel and module switching feature of the LVDCME is used to force the seven computer modules to operate on only one of their three TMR channels. To select a channel, the LVDCME disables the remaining channels by setting one voter input to "0" and the other voter input to "1". (Refer to manual portion of figure 2-11.)

2-66. Figure 2-12 shows a typical computer voter group and its input circuits. Normally, inputs A1, A2, and A3 and outputs CH1, CH2, and CH3 are alike (all zeroes or all ones); points A, B, and C are connected to +6 MS and points D, E, and F are connected to +12 MS. To select channel 1, input A2 and A3 must be set to "1", input E must be set to "0" and input F must be set to "1". Inputs E and F could be reversed. Outputs CH1, CH2, and CH3 will now correspond to input A1.

MANUAL			AUTO			
CHANNEL			CIO CODE	CHANNEL		
1	2	3		1	2	3
x	0	1	056	x	0	1
x	1	0	062	x	1	0
0	x	1	066	0	x	1
1	x	0	072	1	x	0
0	1	x	076	1	0	x
1	0	x	102	0	1	x
x	x	x (TMR)	022	x	x	x (TMR)

Note: x - denotes selected channel.

Figure 2-11. Channel Switching Selections

2-67. A voter input may be set to "1" by grounding the corresponding latch-back supply point (A, B, or C). A voter input may be set to "0" by grounding the +12 MS supply point (D, E, or F). The two methods of selecting each channel are listed in figure 2-13. (See figure 2-12.)

2-68. The computer may be operated in any one of the following modes: (1) single channel (channel switching), (2) all channel, or (3) mixed channel (module switching). In single channel operation, the same channel is selected in each of the seven modules; in all channel operation (normal mode when channel-module switching is not used) all channels are selected; in mixed channel operation, any channel in each of the seven modules may be selected.

2-69. The LVDCME circuit that controls channel and module switching is shown in simplified form on figure 2-14. The mode of operation (channel or module switching) is selected by alternate action switch CHANNEL/MODULE (02A2S36).

2-70. CHANNEL SWITCHING. In the manual mode when HALT is activated, and when the CHANNEL/MODULE switch is in the CHANNEL position, the switch contacts allow the three channel selection switches to control computer channel selection. The switch contacts also allow picking of relay 01B8K02 which controls the CHANNEL/MODULE lamp, and puts module selection lamps in a known state (MODULE 1 through 7, CHANNEL 1 (CH2=1, CH3=0) lamps light.) The logic connected to the channel selection switches maintain channel selection after the switches are released, and provide for the alternate method of selecting each channel (refer to paragraph 2-66). The logic also includes the relay drivers for energizing the 35 channel-module selection relays. The relays that are energized when the channel selection switches are pressed are listed in figure 2-15.




Figure 2-12. Typical Computer Voter Group and Input Circuits

Channel Being Selected	Inputs on Figure 2-12						Configuration of Other Channels
	A	B	C	D	E	F	
CH1	+6 MS	GRD	GRD	+12 MS	+12 MS	GRD	CH2=0 CH3=1
	+6 MS	GRD	GRD	+12 MS	GRD	+12 MS	CH2=1 CH3=0
CH2	GRD	+6 MS	GRD	+12 MS	+12 MS	GRD	CH1=0 CH3=1
	GRD	+6 MS	GRD	GRD	+12 MS	+12 MS	CH1=1 CH3=0
CH3	GRD	GRD	+6 MS	+12 MS	GRD	+12 MS	CH2=0 CH1=1
	GRD	GRD	+6 MS	GRD	+12 MS	+12 MS	CH2=1 CH1=0

Figure 2-13. Channel Selection Methods

Note that there are two ways of selecting each channel and therefore two combinations of energized relays. For example, CHANNEL 1 can be selected when  $\begin{pmatrix} \text{CH2}=0 \\ \text{CH3}=1 \end{pmatrix}$  or when  $\begin{pmatrix} \text{CH2}=1 \\ \text{CH3}=0 \end{pmatrix}$ .

2-71. One set of relay contacts grounds the +12 MS supply points in one channel of all seven computer modules, and applies +12 MS to the remaining two channels. Another set of contacts apply +6 MS to one channel of all modules, and applies GRD to the remaining two channels. Figure 2-13 lists the proper voltage conditions for correct channel selection. An ILLEGAL PATH error will exist if the combinations of energized relays is such that the above conditions are not met. A third set of contacts provide a ground return for one of the six channel indicator lamps. Two more sets of contacts provide paths for energizing 7 of the 42 CHANNEL-MODULE lamps. The lamps that light correspond to the channel indicator lamp that is lit. For instance, if the CH2  $\begin{pmatrix} \text{CH1}=0 \\ \text{CH3}=1 \end{pmatrix}$  lamp is lit, then the CHANNEL 2  $\begin{pmatrix} \text{CH1}=0 \\ \text{CH3}=1 \end{pmatrix}$  lamps for all seven modules are also lit.

2-72. When the ALL switch is pressed, the logic associated with this switch picks and holds relay 01B8K01. The normally open 01B8K01 contacts apply +6 MS to those lines that were grounded when the LVDCME was in the single channel mode. When relay 01B8K01 picks, it removes the GRD from the CHANNEL-MODULE lamps and also removes the ground return from the channel indicator lamps.






Figure 2-14. Channel/Module Switching Circuits

Switch	Relays Picked (01B8 —)
CH1	K05, K07, K10, K12, K15, K17, K20, K22, K25, K27, K30, K32, K35, and K37; <u>or</u> K05, K06, K10, K11, K15, K16, K20, K21, K25, K26, K30, K31, K35 and K36
CH2	K04, K06, K07, K09, K11, K12, K14, K16, K17, K19, K21, K22, K24, K26, K27, K29, K31, K32, K34, K36, and K37; <u>or</u> K4, K5, K6, K9, K10, K11, K14, K15, K16, K19, K20, K21, K24, K25, K26, K29, K30, K31, K34, K35 and K36
CH3	K03, K06, K07, K08, K11, K12, K13, K16, K17, K18, K21, K22, K23, K26, K27, K28, K31, K32, K33, K36, and K37; <u>or</u> K03, K05, K07, K08, K10, K12, K13, K15, K17, K18, K20, K22, K23, K25, K27, K28, K30, K32, K33, K35 and K37

Figure 2-15. Channel Selection Relay Table

2-73. In the automatic mode, the LVDCME is capable of accepting channel switching commands from the PTC. After a computer HALT is applied, CIO commands select channels as shown in figure 2-11.

2-74. **MODULE SWITCHING.** When HALT is applied and the CHANNEL/MODULE switch is in the MODULE position, its contacts allow the 21 CHANNEL-MODULE switches to control channel selection in each of the computer modules. Figure 2-16 lists the relays that are picked as each of the CHANNEL-MODULE switches are pressed. Any other combination of relays picked for a particular MODULE selection will cause an ILLEGAL PATH error.

2-75. MEMORY LOADER/DATA DISPLAY.

2-76. The Memory Loader/Data Display contains the circuits necessary to perform the memory load - memory verify and data display functions (see figure 10-30 sheet 3). The majority of these circuits are used in both the memory load - memory verify and data display functions. Consequently although this discussion treats the two functions separately only one circuit description is included.

Channel-Module	Relays Picked	
	Initial	Alternate
CH1 MOD1	K05, K07	K05, K06
CH2 MOD1	K04, K06, K07	K04, K05, K06
CH3 MOD1	K03, K06, K07	K03, K05, K07
CH1 MOD2	K10, K12	K10, K11
CH2 MOD2	K09, K11, K12	K09, K10, K11
CH3 MOD2	K08, K11, K12	K08, K10, K12
CH1 MOD3	K15, K17	K15, K16
CH2 MOD3	K14, K16, K17	K14, K15, K16
CH3 MOD3	K13, K16, K17	K13, K15, K17
CH1 MOD4	K20, K22	K20, K21
CH2 MOD4	K19, K21, K22	K19, K20, K21
CH3 MOD4	K18, K21, K22	K18, K20, K22
CH1 MOD5	K25, K27	K25, K26
CH2 MOD5	K24, K26, K27	K24, K25, K26
CH3 MOD5	K23, K26, K27	K23, K25, K27
CH1 MOD6	K30, K32	K30, K31
CH2 MOD6	K29, K31, K32	K29, K30, K31
CH3 MOD6	K28, K31, K32	K28, K30, K32
CH1 MOD7	K35, K37	K35, K36
CH2 MOD7	K34, K36, K37	K34, K35, K36
CH3 MOD7	K33, K36, K37	K33, K35, K37

Figure 2-16. Relays Picked for Module Selection

## 2-77. MEMORY LOAD - MEMORY VERIFY.

2-78. The memory load - memory verify function is selected when the ML/DD pushbutton is in the ML position. The computer memory is loaded and/or verified when this function is selected. The contents of the tape reader register and the display registers are displayed by corresponding COMMAND and COMPUTER lamps respectively. These lamps are used in conjunction with the ERROR lamps for failure analysis. The memory load - memory verify function is divided into three operations as follows:

1. Tape reader control.
2. Tape reader register loading.
3. Data transfer.

2-79. TAPE READER CONTROL. The tape reader is controlled by the TAPE READER CONTROL and AUTO/MANUAL pushbuttons. The PWR ON/PWR OFF pushbutton turns the tape reader power on or off. The direction of tape flow is controlled by the FORWARD/REVERSE pushbutton (FORWARD is a clockwise flow and REVERSE is a counter-clockwise flow). The INHIBIT READER CONTROL pushbutton turns the tape spooler power on or off (this permits manual indexing of the tape). The tape reader can be operated in the AUTO or MANUAL mode.

2-80. The AUTO mode which is used for reading the tape is selected when the AUTO/MANUAL pushbutton is in the AUTO position. The tape is read in the FORWARD mode; the REVERSE mode is used for tape rewind. The tape reader is started by pressing the START pushbutton and continues to run until the stop pushbutton is pressed, an error is detected, or the last tape word is read (tape address of 00001). When the last tape word is read the tape automatically stops and rewinds to the beginning of the first tape word (tape address of 11111).

2-81. The MANUAL mode which is used for loading the tape on the tape spooler and for initially positioning the tape is selected when the AUTO/MANUAL pushbutton is in the MANUAL position. If the leader portion of the tape (sprocket holes only) is under the tape reader read head, the tape advances to the beginning of the first tape word when the MANUAL ADVANCE TAPE pushbutton is pressed. When the information portion of the tape is under the tape reader read head the tape advances one word every time the MANUAL ADVANCE TAPE pushbutton is pressed.

2-82. TAPE READER REGISTER LOADING. The tape reader register can be loaded with information generated automatically by the tape reader or manually with switches.

2-83. Automatic Tape Reader Register Loading. In the AUTO mode the tape reader register is loaded with information stored on the memory load and verify tape. This tape is comprised of eight channels and a sprocket hole (see figure 2-17). A tape word consists of nine tape characters each of which contains eight bit locations. The value of each bit will be a "1" if a hole is punched in the tape and a "0" if the tape is blank.

2-84. Channel 7 (Sequence Channel) always contains a "0" in tape characters 1 through 8 and a "1" in tape character 9. Channel 8 (Parity Channel) contains a "1" in any tape character that contains an even number of "1's" in channels 1 through 7. SYL1 PB will be a "1" if data bit locations SIGN and B1 through B12 contain an even number of "1's" and SYL0 PB will be a "1" if data bit locations B13 through B25 contain an even number of "1's".

		(PARITY CHANNEL)								Channel 8
		(SEQUENCE CHANNEL)						Always A One		Channel 7
DS1	MM3	OA9	OA3	B3	B9	B15	B21	SYL1 PB	Channel 6	
DS2	OP1	OA8	OA2	B4	B10	B16	B22	TAADR 5	Channel 5	
DS3	OP2	OA7	OA1	B5	B11	B17	B23	TAADR 4	Channel 4	
X	X	X	X	X	X	X	X	X	Sprocket Holes	
DS4	OP3	OA6	SIGN	B6	B12	B18	B24	TAADR 3	Channel 3	
MM1	OP4	OA5	B1	B7	B13	B19	B25	TAADR 2	Channel 2	
MM2	DUP LEX	OA4	B2	B8	B14	B20	SYL0 PB	TAADR 1	Channel 1	
1	2	3	4	5	6	7	8	9	Tape Character	

Note: The tape address bits (TAADR 1 through TAADR 5) are used for automatic control of the tape reader and data transfer control circuits.

Figure 2-17. Memory Load and Verify Tape Format

2-85. The tape is read one tape character at a time at a rate of 500 characters per second until a complete tape word is read. The logic value of each bit located in channels 1 through 6 except SYL0 PB and SYL1 PB is stored in a corresponding position of the tape reader register. Parity and sequence checks are performed on each tape character and if an error is detected the tape stops. If any other error is detected the tape stops on tape character 9. When no errors are detected the next word is read. This process is continued until the complete tape is read.

2-86. Manual Tape Reader Register Loading. In the MANUAL mode the tape reader register is loaded with information generated by the DATA ADDRESS, DATA, and TAPE ADDRESS pushbuttons. Pressing a DATA ADDRESS or DATA pushbutton will complement the value stored in the corresponding position of the tape reader register. These positions of the tape reader register are also cleared when the COMMAND DISPLAY RESET pushbutton is pressed. Pressing a TAPE ADDRESS pushbutton will complement the value stored in the corresponding position of the tape reader register providing the ADV CTR/SEL ADR pushbutton is in the SEL ADR position.

2-87. DATA TRANSFER. The data address and data information stored in the tape reader register is serialized at the computer timing rate. This information is then sent to the computer unless:

1. A serial parity error is detected in the AUTO or MANUAL REPEAT mode.
2. The VERIFY ONLY pushbutton is in the VERIFY ONLY position during a load operation.
3. The VERIFY ONLY pushbutton is in the VERIFY ONLY position and the tape address is 00010.
4. An error generated during the previous load or verify operation has not been reset.
5. The data information is not transferred during a verify operation or when a data address compare error occurs.

2-88. The computer after receiving the data address information sends this information back to the Memory Loader. Correct data address transfer is then substantiated by comparing the data address information generated by the Memory Loader with the data address information received from the computer. The current computer sector, syllable, module, duplex, OP code, and operand address bit values contained in the data address information are stored in corresponding display register positions.

2-89. During a load operation (OP code 1011) the data information is sent to the computer and loaded into the memory location specified by the sector, syllable, module, duplex and operand address bit values. During a verify operation (OP code 1111) the data information contained in the memory location specified by the sector, syllable, module, duplex and operand address bit values is sent to the Memory Loader. A correct memory load is verified by comparing the data information generated by the Memory Loader with the data address information received from the computer. The current computer data bit values contained in the data address information are stored in corresponding data display shift register positions.

2-90. Data transfer occurs in either the AUTO or MANUAL mode. These two modes of transferring data are discussed in the following paragraphs.

2-91. Automatic Data Transfer. In the AUTO mode data is continuously sent to the computer as long as the tape is running forward and an error is not detected. Since the data transfer is the same for each tape word, only the transfer of information for one tape word is discussed. Because the tape reader timing rate is much slower than the computer timing rate, six computer operation cycles (cycle 0 through cycle 5) are required to complete one load or verify operation.

2-92. The tape reader register is loaded during cycles 0 and 1. During phase A of cycle 2 the serial parity check is performed. Data address information is sent to the computer on the DIN line (TMR) during cycles 2 and 3. The sector, syllable, and module bit values are transferred during phase B of cycle 2. The OP code and operand address bit values are transferred during phase C of cycle 2 and phase A of cycle 3.

2-93. Data address information is serially transferred from the computer to the Memory Loader on the TRS and HOPC1 lines (TMR) and parallel transferred on the OP1 through OP4 and A1 through A9 lines (TMR). Sector, syllable, duplex and module bit values are serially gated into the sector- syllable - module shift register. This data is then parallel transferred to the sector- syllable- module buffer register and from there

parallel transferred to the sector- syllable-module display register. OP code and operand address bit values are parallel transferred into the address shift register and from there parallel transferred to the instruction display register.

2-94. Correct data address transfer to the computer is substantiated during cycles 2 and 3 by performing two compares. Sector, syllable, duplex and module bit values appearing on the DIN line are compared with corresponding bit values appearing on the TRS line during phase C of cycle 2. OP code and operand address bit values stored in the tape reader register are compared with corresponding bit values received from the computer on the OP1 through OP4 and A1 through A9 lines. Several other compares are performed to substantiate the correct internal transfer of data between the shift, buffer, and display registers.

2-95. Data information is sent to the computer on the DIN line during a load operation. Data bit values 12 through 25 are transferred during phase B of cycle 3 and data bit values SIGN and 1 through 11 are transferred during phase C of cycle 3. During a verify operation data information is received from the computer on the TRS and AI3 lines. The data bit values appearing on the TRS line are serially gated into the data display shift register during phases B and C of cycle 3 and phase A of cycle 4. Data bit values appearing on the AI3 line are serially gated into the data display shift register during phases B and C of cycle 4 and phase A of cycle 5.

2-96. A correct memory load is verified by performing three compares during cycles 3, 4, and 5. The data bit values appearing on the DIN line are compared with the data bit values appearing on the TRS line during phases B and C of cycle 3 and phase A of cycle 4. The data bit values appearing on the DIN line are also compared with the data bit values appearing on the AI3 line during phases B and C of cycle 4 and phase A of cycle 5. The tape reader register data syllable 0 and syllable 1 parity bit values are compared with the parity bit values generated by the computer memory circuits.

2-97. A correct transfer of data into the data display shift register is substantiated by performing one compare. The data bit values appearing on the DIN line are compared with the data bit values appearing on the serial output of the data display shift register.

2-98. Manual Data Transfer. In the manual mode data transfer is controlled by the REPEAT/REPEAT and ADDRESS COMPUTER pushbuttons. When the REPEAT/REPEAT pushbutton is in the REPEAT position data transfer is accomplished every time the ADDRESS COMPUTER pushbutton is pressed. When a load operation is selected the data information is loaded into the computer memory and then the memory load is automatically verified.

2-99. When the REPEAT/REPEAT pushbutton is in the REPEAT position data transfer is accomplished continuously. Load and verify operations are alternately performed as long as the REPEAT mode is maintained.

2-100. The timing for the transfer of data address and data information between the Memory Loader and the computer is the same as in the AUTO mode. The compares performed are also the same as in the AUTO mode. The contents of the display registers are cleared when the COMPTR DISPLAY RESET pushbutton is pressed.

## 2-101. DATA DISPLAY.

2-102. The data display function is selected in the MANUAL mode when the ML/DD pushbutton is in the DD position. When this function is selected, computer data associated with a data address or instruction address can be monitored. The data display function is divided into two operations as follows:

1. Tape reader register loading.
2. Data selection and storage.

2-103. TAPE READER REGISTER LOADING. The tape reader register is loaded with information generated by the INSTRUCTION ADDRESS or DATA ADDRESS pushbuttons. The instruction address and data address positions of the tape reader register are displayed by corresponding COMMAND lamps. These positions are cleared when the COMMAND DISPLAY RESET pushbutton is actuated. Pressing an INSTRUCTION ADDRESS or DATA ADDRESS pushbutton complements the value stored in the corresponding position of the tape reader register.

2-104. DATA SELECTION AND STORAGE. The data selection and storage operation occurs in either the PRESENT or PAST mode. The PRESENT mode is forced until a computer single step operation is commanded. When this operation is commanded the PAST and PRESENT modes are alternately selected everytime the PAST/PRESENT pushbutton is actuated.

2-105. Present Data Selection and Storage. In the PRESENT mode current computer sector, syllable, duplex, and module bit values appearing on the TRS or AI3 lines (TMR) are serially gated into the sector-syllable-module shift register (SSMSR). TRS information is gated into the SSMSR for computer HOP and CDS instructions. AI3 information is gated into the SSMSR for any other computer instruction. The contents of the SSMSR are then parallel transferred into the sector-syllable-module buffer register.

2-106. Current computer OP code and address bit values appearing on the OP1 through OP4 and A1 through A9 lines (TMR) are parallel transferred into the address shift register. The address bit values (A1 through A8) are transferred during phase A and the operand address bit values (OP1 through OP4 and OA1 through OA9) are transferred during phase C.

2-107. The data address and instruction address bit values stored in the tape reader register are then compared with the current computer data address and instruction address bit values. An address compare occurs on an instruction address when the ADDRESS COMPARE pushbutton is in the INS position. When this pushbutton is in the DATA position an address compare occurs on the data address.

2-108. An address compare occurs every time the tape reader register and computer address bit values correspond when the REPEAT/SINGLE pushbutton is in the REPEAT position. When this pushbutton is in the SINGLE position an address compare occurs the first time the tape reader register and computer address bit values correspond after the COMPTR DISPLAY RESET pushbutton is actuated. An address compare also occurs everytime an advance operation is commanded in the CST mode.

2-109. When an address compare occurs, the contents of the sector-syllable-module buffer register are parallel transferred to the sector-syllable-module display register. Similarly the address and operand address bit values stored in the address shift register are parallel transferred into the instruction address display and instruction display registers respectively.



2-110. An address compare also serially gates TRS, AI3, MD7, MR1, PR0, HOPC1, SP1, SP2, RTC, MLC, or SSC information selected by the DISPLAY SELECT switch into the data display shift register. AI3-IA information appears in positions sign and 1 through 7. All other information appears in positions sign and 1 through 25.

2-111. The contents of the display registers are displayed by the corresponding COMPUTER lamps. The display registers are cleared when the COMPTR DISPLAY RESET pushbutton is actuated.

2-112. Past Data Selection and Storage. In the PAST mode current computer data appearing on the TRS and AI3 lines (TMR) is serially gated into the corresponding history delay lines. Similarly the associated data and instruction addresses appearing at the serial outputs of the sector-syllable-module shift and address shift registers are gated into the address history delay line. When a computer single step operation is commanded the contents of the delay lines, information generated during the last 13 computer operation cycles, are continuously recirculated.

2-113. During a computer multiply or divide operation current computer data appearing on the MD7, MR1 and PR0 lines (TMR) is serially gated into the corresponding history delay lines. At the completion of the multiply or divide operation the contents of these delay lines, data generated during the development of the result and the partial products/quotients of the multiply or divide operation, are continuously recirculated.


2-114. Desired information is then selected with the DISPLAY SELECT and WORD switches and transferred to the display registers. The information transfer is the same as in the PRESENT mode.

2-115. With the DISPLAY SELECT switch in the TRS or either AI3 position, data and the corresponding instruction and data addresses generated during one of the last 13 computer cycles is transferred into the display registers. With the WORD switch in the T position, current information is transferred. When the WORD switch is in position T-1 through T-12 data generated in one of the 12 computer operation cycles preceding the current operation cycle is selected. The computer operation cycle selected precedes the current one by the number appearing after the T.

2-116. While the DISPLAY SELECT switch is in the MD7, MR1, or PR0 position, data generated during the last multiply/divide operation performed is transferred into the data display shift register. The instruction and data addresses are invalid and therefore their transfer is inhibited. When the WORD switch is in the T position, data generated at the time the result was developed is selected. With the WORD switch in positions T-1 through T-12, data generated at the time one of the partial products/quotients was developed is selected. The partial product/quotient selected corresponds to the number appearing after the T.

2-117. MEMORY LOADER/DATA DISPLAY CIRCUIT DESCRIPTIONS.

2-118. TAPE READER TIMING AND CONTROL CIRCUITS. The tape reader timing and control circuits provide the necessary signals to control the tape reader and to load information into the tape reader register. The breakdown of the tape reader timing and control circuits is shown on figure 2-18.



NOTE: DATA FLOW IS FOR THE AUTO MODE ONLY.

Figure 2-18. Tape Reader Timing and Control Circuits

2-119. Tape Reader Start, Stop Control Logic. Automatic and manual control of the tape reader is accomplished by the tape reader start, stop control logic (see figure 10-30, sheets 13 and 14). The tape is transported in the reverse direction when the **DRIVE LEFT** signal is a "0" and in the forward direction when the **DRIVE RIGHT** signal is a "0". When both **DRIVE LEFT** and **DRIVE RIGHT** signals are "1's" the tape is stopped.

2-120. **DRIVE LEFT** and **DRIVE RIGHT** are two outputs of the run track. The three states of this track are as follows:

State	RUN	DRIVE LEFT	DRIVE RIGHT
1	"0"	"1"	"1"
2	"1"	"1"	"0"
3	"1"	"0"	"1"

The run tratch is forced to its first state by any one of the following: a STOP signal; a sequence error (SEQ ERR 2) while the tape reader is in the FORWARD AUTO mode; or a tape reader clock pulse error (TRCP ERR). The run tratch is forced to its second and third states by F and R START signals respectively. When the LVDCME is in the SELF CHECK mode and the FREE RUN READER pushbutton is in the FREE RUN READER position the run tratch logic is bypassed. DRIVE LEFT is now forced to a "0" if the REVERSE mode is selected and DRIVE RIGHT is forced to a "0" if the FORWARD mode is selected.

2-121. The STOP signal is the set output of a latch (stop latch) which is set as follows:

1. By pressing the STOP pushbutton.
2. By a tape address of 11111 when the tape reader is in the AUTO REVERSE mode.
3. By an EOP signal which is generated by a tape address of 00001 when the tape reader is in the AUTO FORWARD mode or by a FREE RUN SS signal.
4. By the first sequence bit sensed when the tape reader is in the MANUAL mode and the SKIP FIRST latch is reset.
5. By an error stop reader signal when the tape reader is in the AUTO FORWARD mode and a sequence bit is sensed (SAM ERRS).

The stop latch is reset by an error reset signal or at TRCP4 time. When the direction of tape flow is changed, the SKIP FIRST latch is set by the first and reset by the second sequence bit sensed. This ensures that the tape will advance one word before the stop latch is set.

2-122. The error stop reader (ESR) signal is normally generated by a parity, timing, compare or illegal path error, or by a disagreement or voter error when all three TMR channels are selected. In the self check mode ESR is generated as follows:

1. When voter errors are simultaneously generated by two TMR channels.
2. By a tape address of 00110 in the INVERT ERROR mode when no errors are generated.
3. When the 1 pushbutton is in the 1 position.

2-123. The R START signal is generated as follows:

1. By pressing the MANUAL ADVANCE TAPE pushbutton when the tape reader is in the MANUAL REVERSE mode and the TRCP ERR signal is a "0".
2. By pressing the START pushbutton when the AUTO REVERSE, and ML modes are selected, KWAIN NOT A is a "1", and the error latches are all reset.
3. By an automatic reverse start signal (AUTO R START) generated by an EOP.

The F START signal is generated as follows:

1. By pressing the MANUAL ADVANCE TAPE pushbutton when the tape reader is in the MANUAL FORWARD mode and the TRCP ERR signal is a "0".

2. By pressing the START pushbutton when the AUTO FORWARD, and ML modes are selected, KWAIN NOT A is a "1", and the error latches are all reset.


When the tape reader is in the FREE RUN SS mode the R and F START levels are forced to "0's".

2-124. A KWAIN signal is generated (KWAIN NOT A is a "0") as follows:

1. During the time prior to the sensing of the first sequence bit when ACME power is turned on.
2. During the time prior to the sensing of the first sequence bit after a sequence error 2 is generated.
3. If the control latches in the tape reader character bit generator stabilize in the wrong configuration when the tape reader stops.

2-125. Tape Reader Clock Generator. The tape reader clock generator generates four timing pulses (TRCP1, TRCP2, TRCP3, and TRCP4) which are used throughout the tape reader control circuitry (see figure 10-30, sheet 7). The tape reader clock generator is triggered as follows:

1. By the tape sprocket holes, when the tape reader is running. (See figure 2-19 for timing.)



\*FEED TRACK IS AN UP LEVEL FOR THE SPROCKET HOLE

Figure 2-19. Tape Reader Clock Pulse Timing

2. By pressing any one of the INSTRUCTION ADDRESS, DATA ADDRESS, DATA, or TAPE ADDRESS pushbuttons when the tape reader is stopped and in the MANUAL mode.
3. By a 500 CPS multivibrator oscillator when the tape reader is in the SELF CHECK and FREE RUN SS modes.

2-126. Tape Reader Clock Pulse Error Detector. Tape reader clock pulse errors are stored in a latch which provides outputs TRCP ERR and TRCP ERR NOT (see figure 10-30, sheet 7). A tape reader clock pulse error is generated as follows:

1. If a missing tape reader clock pulse is detected.
2. If an overlap occurs between adjacent tape reader clock pulses.
3. When an INSTRUCTION ADDRESS SECTOR IS1 through IS4 pushbutton is pressed and the tape reader is in the FREE RUN SS mode.
4. If the delay between tape reader clock pulse "1's" exceeds 30 MS when the tape reader is in the AUTO mode and running.
5. For the duration of the time an INSTRUCTION ADDRESS, DATA ADDRESS, DATA, or TAPE ADDRESS pushbutton is pressed when the tape reader is stopped in the MANUAL mode, and the tape reader is not in the FREE RUN SS mode.

2-127. Tape Reader Character Bit Generator. The tape reader character bit generator generates nine bits (TRCB1 through TRCB9). (See figure 10-30, sheet 8.) These nine bits identify a specific tape character of a tape reader word. The tape reader character bits are generated automatically, or manually with switches.

2-128. Automatic generation of the tape reader character bits occurs when the tape reader is in the AUTO FORWARD mode, or the tape reader is in the FREE RUN SS mode. The configuration of 11 control latches determines the tape reader character bit timing. (See figure 2-20.) The outputs of these control latches are applied to AND circuits to produce the tape reader character bits. Automatic generation of TRCB9 is also accomplished whenever a sequence bit is sensed and the tape reader is not in either the FREE RUN SS, or the AUTO FORWARD mode.

2-129. Tape reader character bits are generated manually by the DATA ADDRESS, DATA, or TAPE ADDRESS pushbuttons when the tape reader is stopped and in the MANUAL mode. The tape reader character bit affected will correspond to the tape character containing the information that the pushbutton is simulating. Each tape reader character bit is now generated by one of nine latches. Each latch is set for the duration of the time that one of the group of pushbuttons feeding it is pressed. TRCB9 is forced to a "0" when the ADV CTR/SEL ADR pushbutton is in the ADV CTR position.

2-130. Tape Reader Read Out Control Logic. The tape reader read out control logic converts inputs from the tape reader, or from switches to eight output signals (TRCH1A through TRCH6A, SEQ BIT, and TAP B). (See figure 10-30, sheet 13.)

2-131. In the AUTO mode, tape reader information is sent to the tape reader read out control logic on eight lines (TRACK 1 through TRACK 8). These lines correspond to the eight tape channels (a "0" represents a bit of tape information). The inverses of TRACK 1 through TRACK 6 are sampled at TRCP1 time to determine the logic values of TRCH1A through TRCH6A, respectively. The inverses of TRACK 7 and TRACK 8 respectively determine the logic values of SEQ BIT and TAP B.

2-132. In the MANUAL mode, pressing a DATA ADDRESS, DATA, or TAPE ADDRESS pushbutton will set one of six latches (LACH 1 through LACH 6) which correspond to tape channels 1 through 6. The set outputs of these latches are ANDed with the outputs of a control latch (MANCH latch) to determine the logic values of TRCH1A through TRCH6A. The MANCH latch is set when the tape reader register position that corresponds to the pushbutton pressed contains a "0".




Figure 2-20. Tape Reader Character Bit Generator Timing

2-133. Sequence Error Detectors. Two sequence errors (SE1 and SE2) are generated if an error occurs when the tape reader is running forward (see figure 10-30, sheet 7). SE1 and SE2 are the set outputs of two latches which are set by SEQ BIT and TRCB9 NOT or SEQ BIT NOT and TRCB9 signals.

2-134. Tape Parity Error Detector. The tape parity error detector performs an odd parity check on each tape character when the tape reader is in the AUTO mode and running forward (see figure 10-30, sheet 46). A tape parity error is generated if an even number of "1" bits are detected. Tape parity errors are stored in a latch which produces an output TPE ERR NOT.

2-135. MODE SELECTION CIRCUITS. The mode selection circuits generate eight signals (AUTO, MAN A, DD A, DD NOT A, ML A, ML NOT A, FWD A, and RVS A) which control the mode of operation of the Memory Loader/Data Display and tape reader. (See figure 10-30, sheet 14.) The configuration of these signals can only be changed when the tape reader is stopped.

2-136. Auto and MAN A are the outputs of a latch, which is alternately set or reset when the AUTO/MANUAL pushbutton is pressed. DD A and ML A and their inverses are the outputs of another latch which is alternately set or reset when the ML/DD pushbutton

is pressed and the MANUAL mode is selected. When the AUTO mode is selected DD A is forced to a "0". The AUTO signal is split into three lines, two of which are routed through drivers. This is indicated by the letters A, B, and C following AUTO.

2-137. FWD A and RVS A are the outputs of a binary counter which is complemented everytime the FORWARD/REVERSE pushbutton is pressed. When an AUTO R START signal is generated the counter is cleared forcing FWD A and RVS A respectively to a "0" and a "1".

2-138. TAPE READER REGISTER. The tape reader register is a 69 position latch register that stores input information to the Memory Loader/Data Display (see figure 10-30, sheets 9 through 12). The contents of the tape reader register are displayed by corresponding COMMAND display and tape ADDRESS indicator lamps. The tape reader register is cleared except for the tape address positions by pressing the COMMAND DISPLAY RESET pushbutton.

2-139. Tape information or information generated by the DATA ADDRESS, DATA or TAPE ADDRESS pushbuttons is stored in 52 positions of the tape reader register. A specific bit of information is identified by sampling the tape reader channel containing this bit at the corresponding tape reader character bit time. The logic value of this bit is then stored in a latch. Additional control of the latch which stores the logic value of the OP3 bit is provided by two signals (STROP3 and RTOP3). This latch is set by a STROP3 signal and reset by a RTOP3 signal.

2-140. The remaining 17 positions of the tape reader register are used to store the instruction address information. The logic value of two control signals (LAST A and LARE A) determine whether a "1" or "0" is stored in these positions. The latch assigned to the INSTRUCTION ADDRESS pushbutton pressed will set if LAST A is a "1" and reset if LARE A is a "1". LAST A and LARE A are respectively identical to the set and reset outputs of a latch (LACH 7) when the tape reader is in the MANUAL mode. This latch is set when the tape reader register position that corresponds to the pushbutton pressed contains a "0".

2-141. TAPE READER REGISTER PARITY DETECTOR. The tape reader register parity detector generates a parity bit (SERIALIZER PARITY BIT) when the data address, instruction address, and data stored in the tape reader register contains an even number of "1's" (see figure 10-30, sheet 46). Figure 2-21 shows the tape reader register parity detector which consists of four binary counters and a parity detector.

2-142. The configuration of the four binary counters (identified as "A", "B", "C", and "D" for this discussion) is determined by the number of "1's" contained in the information feeding them. In the AUTO mode the configuration of "B" is not changed. "A" which is set at the beginning of each tape word is complemented at tape reader character bit times 1, 2, 3, and 4 if the part of the data address located in these tape characters contains an odd number of "1's". "C" and "D" are respectively set by the presence or cleared by the absence of tape SYL 0 and SYL 1 parity bits.

2-143. In the MANUAL mode the binary counters are initially set when the COMMAND DISPLAY RESET pushbutton is pressed. Each counter is then complemented every time one of the group of pushbuttons feeding it is pressed. "A" is also complemented every time a 755PM signal is generated.




Figure 2-21. Tape Reader Register Parity Detector

2-144. The outputs of the four binary counters are applied to a parity detector which produces outputs SER PB and SER PB NOT. SER PB and SER PB NOT are forced to a "1" and a "0" respectively when none, two, or four of the binary counters are set. Any other condition will force SER PB and SER PB NOT respectively to a "0" and a "1".

2-145. TAPE READER SERIALIZER. The tape reader serializer receives parallel information from the tape reader register and transforms this information into serial data on three lines (see figure 10-30, sheet 16). Data sector and module information appears on the DSMSO line, instruction information appears on the INSSO line, and data information appears on the DTSO line.

2-146. The tape reader register data is gated through the serializer by bit gates. Figure 2-22 shows the order in which bits are transferred on the three serializer output lines.

2-147. The serializer also provides two additional output lines (2BDDTSO and 2BDDTSO NOT). These signals are the outputs of a three-stage shift register which is fed by DTSO and DTSO NOT.



	DSMSO			INSSO			DTSO		
	PHA	PHB	PHC	PHA	PHB	PHC	PHA	PHB	PHC
BG1				TROA3	TROA3	TROA3		TRB25	TRB11
BG2				TROA4	TROA4	TROA4		TRB24	TRB10
BG3				TROA5	TROA5	TROA5		TRB23	TRB9
BG4				TROA6	TROA6	TROA6		TRB22	TRB8
BG5				TROA7	TROA7	TROA7		TRB21	TRB7
BG6	TRDDX	TRDDX	TRDDX	TROA8	TROA8	TROA8		TRB20	TRB6
BG7	TRDM1	TRDM1	TRDM1					TRB19	TRB5
BG8	TRDM2	TRDM2	TRDM2	TROP1	TROP1	TROP1		TRB18	TRB4
BG9	TRDM3	TRDM3	TRDM3	TROP2	TROP2	TROP2		TRB17	TRB3
BG10	TRDS1	TRDS1	TRDS1	TROP3	TROP3	TROP3		TRB16	TRB2
BG11	TRDS2	TRDS2	TRDS2	TROP4	TROP4	TROP4		TRB15	TRB1
BG12	TRDS3	TRDS3	TRDS3	TROA9	TROA9	TROA9		TRB14	TRSIGN
BG13	TRDS4	TRDS4	TRDS4	TROA1	TROA1	TROA1		TRB13	
BG14				TROA2	TROA2	TROA2		TRB12	

Figure 2-22. Tape Reader Serializer Outputs

2-148. SERIAL PARITY ERROR DETECTOR. A serial parity error is generated if the number of "1's" contained in the information appearing on the serializer outputs differs from the number of "1's" contained in the information feeding the tape reader register. (See figure 10-30, sheet 6.) Figure 2-23 is a block diagram of the serial parity error detector.




Figure 2-23. Serial Parity Error Detector

2-149. Two binary counters (identified as "A" and "B" for this discussion) are used to count the number of "1's" appearing on the serializer outputs. These counters, which are cleared at bit gate 10 of the preceding cycle 2 time are complemented every bit time whenever their inputs are "1's". Thus at phase A, bit gate 6 of cycle 2 both counters are set when an even number of "1's" appear on the serializer outputs except for two conditions:

1. A tape address of 00101 will cause "A" to be cleared.
2. A TRIA PB NOT will cause "B" to be cleared.

2-150. The outputs of the binary counters are compared and two signals (SPB and SPB NOT) which should correspond to SER PB and SER PB NOT are generated. These signals are applied to an exclusive OR comparator and if they do not correspond at phase A bit gate 6 of cycle 2 a latch is set indicating a serial parity error.

2-151. DATA TRANSFER CONTROL. The data transfer control circuits control the flow of information between the Memory Loader and the Computer. The data transfer control circuits consist of the cycle generator, the DIN control circuit, and the manual mode control circuits (see figure 10-30, sheet 6).



2-152. Cycle Generator. The cycle generator provides additional timing gates for the memory load and memory verification operations. Figure 2-24 shows the cycle generator which consists of a three-stage shift register, a shift control circuit, and a decoding matrix.

2-153. The shift control circuit provides two shift control gates (ODD and EVEN) that occur during alternate phase A's. Another output from the shift control circuit (STCYC) permits the shift register to step. The shift register provides outputs C1, C1 NOT, C2, C2 NOT, C3, and C3 NOT. These outputs are applied to a matrix which produces the cycle gates as follows:

CYC1 = C1 and C2 NOT  
CYC2 = C2 and C3 NOT  
CYC3 = C1 and C3  
CYC4 = C1 NOT and C2  
CYC5 = C2 NOT and C3  
CYC0 = C1 NOT and C3 NOT

2-154. In the AUTO mode the cycle generator is started if the error latches are all reset and a transfer inhibit signal is not generated by the first phase A after a sequence bit is read by the tape reader. The cycle generator stops automatically after the last cycle gate (CYC0) is generated. CYC0 is maintained until the next sequence bit is read from the tape.

2-155. In the MANUAL mode the cycle generator is started by the SRPT NOT signal going to a "0". When the Memory Loader is in the REPEAT mode the cycle generator continues to operate as long as this mode is maintained. When the Memory Loader is in REPEAT, the cycle generator operates for a total of 12 cycles. The first six cycles are started by SPRT and the next cycles are started by STROP3, which is generated to enable automatic verification of manually loaded data.



NOTE: RESTING STATE OF CYCLE GENERATOR IS CYC0 = "1"

Figure 2-24. Cycle Generator

2-156. DIN Control Circuit. The DIN control circuit organizes information appearing on the three serializer outputs and sends this information to the computer on the three DIN lines. DSMSO information appears on the DIN lines during phase B of cycle 2. INSSO and DTSSO information appears on the DIN lines when the TATC and TDTTC gates respectively are "1's". When the Memory Loader is in the REPEAT mode a serial parity error forces the DIN lines to "0's".

2-157. The TATC gate is the output of a latch which is set from phase C, bit gate 8 of cycle 2 to phase A, bit gate 8 of cycle 3. The TDTTC gate is the output of a latch which is set from phase B of cycle 3 to phase A of cycle 4 except as follows:

1. When a verify command is generated (TROP3 NOT is a "0").
2. When a serial data compare error occurs (CETRS NOT is a "0") in the REPEAT mode.

2-158. **Manual Mode Control Circuits.** The manual mode control circuits generate seven signals (DTRPT, DTRPT NOT, SRPT NOT, 755PM, STROP3, and RTOP3). These signals control the memory load and verification operations when the Memory Loader is in the MANUAL mode.

2-159. DTRPT and DTRPT NOT are the outputs of a binary counter which is complemented every time the REPEAT/REPEAT pushbutton is pressed. SRPT NOT is the reset output of a latch which is set in the REPEAT mode from phase C bit gate 10 of cycle 0 to phase A bit gate 2 of cycle 1 every time the ADDRESS COMPTR pushbutton is pressed if the error latches are all reset.

2-160. 755PM, STROP3, and RTROP3 are the outputs of a tratch. The three configurations of this tratch are as follows:

<u>Configuration</u>	<u>755PM</u>	<u>STROP3</u>	<u>RTROP3</u>
1	"0"	"0"	"0"
2	"1"	"1"	"0"
3	"1"	"0"	"1"

The first configuration is forced by every bit gate 12. The tratch is forced to its second configuration at phase A, bit gate 11 of cycle 5 when the tape reader register contains a store command. The third configuration is forced only in the REPEAT mode at phase A, bit gate 10 of cycle 5 when the tape reader register contains a clear and add command.

2-161. **TRANSFER CONTROL CIRCUIT.** The transfer control circuit controls the transfer of information to the computer. A transfer inhibit signal is generated (TRANS INH NOT is forced to a "0") as follows:

1. For the duration of tape reader character bit 9 when the verify only latch is set and the tape reader register does not contain a clear and add command.
2. By a tape address of 00010 when the verify only latch is set.
3. When the skip first latch is set.
4. Whenever the tape reader is not in the FORWARD AUTO mode.

The verify only latch is alternately set or reset when the VERIFY ONLY pushbutton is pressed and the tape reader is stopped.

2-162. **COMPARE ERROR CIRCUITS.** (See figure 10-30, sheets 26, 29, 30, 31, 45, and 47.) The compare error circuits compare data generated by the Memory Loader with corresponding data from the computer. Compare errors are stored in 12 latches which provide outputs CETRS, CEHOPC1, CEBR14, CEAI3, CESSMSC, CESSMDR, CEAOC, CEINSDR, CEADRSR, CESSMBR, CESER, and CEPAR and their inverses. These latches are set as follows:

<u>Latch</u>	<u>Set by</u>
<u>CETRS</u>	A non compare of <u>2BDDTSO</u> and <u>NTRS</u> data at any clock pulse Z when a <u>CTRS</u> signal is generated. A <u>CESSMBR</u> , <u>CESSMDR</u> , or <u>CESSMSC</u> error during phase B of cycle 3. A <u>CEPAR</u> error.

LatchSet by

CEHOPC1	A CESSMBR, CESSMDR, or CESSMSC error during phase B of cycle 4.
CEBR14	A non compare of tape reader register syllable 0 or syllable 1 and computer buffer register A or B parity bits at bit gate 6 time of cycle 4.
CEAI3	A non compare of 2BDDTSO and NAI3 data at any clock pulse Z when a CAI3 signal is generated.
CESSMSC	A non compare of DSMSO and NHOPC1 data during cycle 3 at any clock pulse X when a SAM signal is generated. A non compare of DSMSO and NTRS data during cycle 2 at any clock pulse W when a SAM signal is generated.
CESSMDR	A non compare of the data sector-syllable-module tape reader register bits and the corresponding display register bits at phase B bit gate 3 of cycle 3 or 4.
CEAOC	A non compare of the OP code and operand address tape reader register bits and the corresponding computer OP code and operand address bits at phase B bit gate 2 of cycle 3.
CEINSDR	A non compare of the OP code and operand address tape reader register bits and the corresponding display register bits at phase C bit gate 4 of cycle 3.
CEADRSR	A non compare of INSSO data and corresponding address shift register data at any clock pulse X when a CASO signal is generated.
CESSMBR	A non compare of the data sector-syllable-module tape reader register bits and the corresponding buffer register bits at phase B bit gate 3 of cycle 3 or 4.
CESER	A non compare of 2BDDTSO and NTRS data at any clock pulse Z when a CTRS signal is generated. A non compare of 2BDDTSO and NAI3 data at any clock pulse Z when a CAI3 signal is generated.
CEPAR	A non compare of 2BDDTSO data and corresponding display register data at any clock pulse Z when a CAI3 signal is generated.

2-163. COMPARE ERROR CONTROL CIRCUITS. The compare error control circuits generate four signals (CTRS, CAI3, SAM, and CASO) which control the operation of the compare error circuits. The signals are the outputs of four latches and are generated as follows:

CTRS — During a verify operation from phase B bit gate 4 of cycle 3 to phase A bit gate 2 of cycle 4.

CAI3 — During a verify operation from phase B bit gate 4 of cycle 4 to phase A bit gate 2 of cycle 5.

SAM — Every cycle from phase C bit gate 6 to phase A bit gate 1.

CASO — From phase C bit gate 8 clock pulse Y of cycle 3 to phase A bit gate 7 clock pulse Y of cycle 4.

2-164. SECTOR-SYLLABLE-MODULE SHIFT REGISTER. (See figure 10-30, sheet 17.) The sector-syllable-module shift register (SSMSR) receives serial information on the NTRS, NHOPC1, HISTADR, or DSMSO lines. Information shifting through the SSMSR appears on 17 parallel outputs and one serial output. Figure 2-25 is a block diagram of the SSMSR which consists of 24 latches connected in series.

2-165. NTRS information is gated into the SSMSR during the PRESENT mode when a HOP (OP code 0000) or CDS (OP code 1110 and A9 NOT) instruction is received from the computer. NHOPC1 information is gated into the SSMSR during the present mode when any other instruction is received from the computer. In the PAST mode HISTADR information is gated into the SSMSR. When the display serializer output operation (DSO) is selected DSMSO information is gated into the SSMSR.

2-166. Sector, syllable, module, and duplex bit values received on the NTRS, NHOPC1, or DSMSO line appear at the corresponding SSMSR parallel outputs at phase A bit gate 3. Sector, syllable, module, and duplex bit values received on the HISTADR line appear at the corresponding SSMSR parallel outputs from bit gate 7 of phase B to bit gate 6 of phase C. A delayed replica of the input information to the SSMSR appears at the serial output.

2-167. SECTOR-SYLLABLE-MODULE BUFFER REGISTER. (See figure 10-30, sheet 18.) The sector-syllable-module buffer register (SSMBR) is a 17 position latch register that is loaded with information from the SSMSR. The contents of the SSMBR appear on 17 parallel outputs.

2-168. In the PRESENT mode the contents of the SSMSR are transferred into the SSMBR every phase A bit gate 3 unless a KSSMD signal is generated as follows:

1. When a computer single step operation is commanded.
2. During cycle 5 in the ML mode.
3. When a CESSMDR, CESSMBR, or CESSMSC is generated in the ML mode.

In the PAST mode the contents of the SSMSR are transferred into the SSMBR every phase B bit gate 8 when the TRS or AI3 position of the DISPLAY SELECT switch is selected.

2-169. The SSMBR is cleared as follows:

1. Every phase C bit gate 13 unless a KSSMD signal is generated.
2. By a CDRES A signal.
3. Every bit gate 7 in the PAST mode.




Figure 2-25. Sector-Syllable-Module Shift Register

2-170. SECTOR-SYLLABLE-MODULE DISPLAY REGISTER. (See figure 10-30, sheet 19.) The sector-syllable-module display register (SSMDR) is a 17 position latch register that is loaded with information from the SSMBR. The contents of the SSMDR appear on 13 parallel outputs and are displayed by corresponding COMPUTER display indicator lamps.

2-171. The SSMDR latches are all initially set at phase C bit gate 1 when an address compare occurs or at phase C bit gate 2 when the serializer output is selected. The SSMDR latches are then reset when the corresponding SSMBR latches are reset as follows:

1. At phase C bit gate 2 when an address compare occurs.
2. At phase C bit gate 3 when the serializer output is selected.
3. By a CDRES A signal.

2-172. ADDRESS SHIFT REGISTER. (See figure 10-30, sheet 30.) The address shift register (ADSR) receives serial information on the HISTADR or INSSO line. The ADSR also receives parallel information on the NOP1 through NOP4 and NAI through NA9 lines. Information shifting through the ADSR appears on 13 parallel outputs and one serial output. Figure 2-26 is a block diagram of the ADRSR which consists of 24 latches connected in series.

2-173. HISTADR information is gated into the ADRSR in the PAST mode when the TRS or AI3 position of the DISPLAY SELECT switch is selected. When the display serial output operation is selected INSSO information is gated into the ADRSR.

2-174. INSTRUCTION DISPLAY REGISTER. (See figure 10-30, sheet 31.) The instruction display register (INSDR) is a 13 latch register which receives the parallel inputs from the ADSR to be displayed. The contents of the INSDR is displayed: (1) from bit gate 3 to the following bit gate 2 when in data display mode and an address compare is affected; (2) from bit gate 5 to the following bit gate 4 when in the past history mode; and (3) from bit gate 12 to the following bit gate 11 when the data serial out gate is present.

2-175. INSTRUCTION ADDRESS DISPLAY REGISTER. (See figure 10-30, sheet 32.) The instruction address display register (IADR) is an eight latch register which receives parallel address information from the ADSR for display purposes. The contents of the IADR are displayed (1) during phase B from bit gate 3 to the following bit gate 2 when in the data display mode and an address compare is affected; and (2) during phase C from bit gate 2 to the following bit gate 3 while in the PAST mode.

2-176. DATA DISPLAY SHIFT REGISTER. (See figure 10-30, sheet 27.) The data display shift register (DTDR) is a 35 latch register (figure 2-27) which has 26 parallel lamp outputs (SIGN and 1 through 25) and a serial output (DTDRB25). The register is shifted when data and a shift register clock pulse (DTDRCP1, 2, 3, or 4) are present. DTDRB25 goes to a comparator where it is compared with 2BDDTSO. DTDRB25 is also gated by a compare AI3 (CAI3) level into I/O register 1. The data inputs gated into the DTDR (figure 10-30, sheet 26) are as follows:

1. History delay line serial data is gated into the DTDR by corresponding DISPLAY SELECT rotary switch selection while in the PAST mode.
2. Computer serial data is gated into the DTDR by corresponding DISPLAY SELECT rotary switch selection while not in the PAST mode.






Figure 2-26. Address Shift Register




Figure 2-27. Data Display Shift Register

3. TRS or AI3 data is gated into the DTDR by corresponding DISPLAY SELECT rotary switch selection while not in the ML mode and not in the PAST mode. When in the ML mode and not in the PAST mode, TRS and AI3 data is gated into the DTDR by a compare TRS or AI3 level.

4. Switch selector counter, minor loop counter, real time counter and self-check real time counter data is gated into the DTDR by corresponding DISPLAY SELECT rotary switch selection.

5. Spare probe data is gated into the DTDR when not in the PAST mode.

6. History AI3 (instruction address-data) is gated into the DTDR during the PAST mode when the DISPLAY SELECT rotary switch is positioned accordingly.

7. 2BDDTSO data is gated into the DTDR when gating level DSO is present.

In the test program mode, the select serial data gating level is a programmed discrete. (See figure 10-30, sheet 24.)

2-177. MULTIPLY-DIVIDE COUNTER. (Figure 10-30, sheet 25.) The multiply-divide counter is an eight latch, two phase counter (stepped every two phases). The multiply-divide counter outputs form a gating level with the WORD rotary switch positions during a multiply or divide instruction. The gating level allows the data display shift clocks to be present during multiply or divide so that the selected partial product, quotient or result from history is displayed in the data display shift register. In self-check the counter is used to allow recirculation of I/O register 2, during multiply or divide for 14 (two phase) cycles. This is the time required to develop the final product, quotient or result. Counter operation is initiated by a reset to zero at clock pulse X, bit gate 13, phase A, during multiply or divide; the counter is stepped every two phases under control of three latches.

2-178. ADDRESS COMPARE. (See figure 10-30, sheet 28.) A data display can be affected only during an address compare. An address compare level is generated when the address compare latch is set. This latch is set at phase B, bit gate 1 and clock pulse Y when any one of the following conditions prevail:

1. When an instruction address compare operation is in progress and a comparison of sector, syllable, module and address information is made, providing the computer single step function is not used and a display reset is not affected.

2. When a data address compare operation is in progress and a comparison of data address information is made, providing the computer single step function is not used and a display reset is not affected.

3. When in CST mode and a gate advance computer 1 step signal (GAC1SS) is present. The gate is generated by pressing the ADVANCE push-button. A computer single step skip (CST SKIP) can also cause an address compare. A CST SKIP is generated when new address information is manually inserted. This allows the program to advance to the new address before an address compare is generated.

4. When the gate, past history mode, multiply-divide (GPHMMD) is present. (See figure 10-30, sheet 24.)

5. When the past history gate (CPHG) is present.

6. During Memory load and CYC3 or CYC4.

2-179. DATA DISPLAY CONTROLS. The data display controls generate eight signals; PHMA, PHMA NOT, DISSIN, DISRPT, CDRESA, CDRESA NOT, IA COMP and DA COMP. These signals are used to control data display in ML and DD modes, and are generated as follows:

1. Past history mode (PHMA) and past history mode not (PHMA NOT) are outputs of a binary counter. (See figure 10-30, sheet 26.) The counter is complemented each time the PAST/PRESENT switch is pressed while in the CST mode. When not in CST mode, PHMA NOT is forced, which means that present information can be gated into the data display register. PHM is forced in the test program mode with programmed discretes. This allows display data to be shifted to the PTC.

2. Display single (DISSIN) and display repeat (DISRPT) are outputs of a binary counter. (See figure 10-30, sheet 15.) The counter is complemented each time the SINGLE/REPEAT switch is pressed. When in the SINGLE mode, data will be displayed on the first address compare. If the COMPTR DISPLAY RESET switch is pressed while in the SINGLE mode, data will be displayed on the next address compare. In the repeat mode, a new display is generated with each address compare.

3. Computer display reset (CDRESA) is generated by setting a latch. The latch is set manually when the tape reader is not running and when the COMPTR DISPLAY RESET switch (SW CDRES) is pressed while in the DISPRT mode. The latch is set automatically if the self-check "1" function is not activated, during AUTO mode, bit gate 10 and CYC5 if either no compare error (CE) exists or if an address compare is affected. The CDRESA latch is reset to CDRESA NOT at phase A, bit gate 1 time.

4. A data address compare (DA COMP) or instruction address compare (IA COMP) level is generated by actuating the DATA/INS switch. This drops and picks the IA COMP relay which switches a ground level through the relay contacts during the data display mode. This is the DA COMP or IA COMP which allows a data display on either a data address or instruction address compare.

#### 2-180. INTERFACE EXERCISER.

#### 2-181. INPUT/OUTPUT REGISTERS.

2-182. The LVDCME contains two input/output registers: (1) the PIO Memory Register; and (2) the PIO Accumulator Register. These registers provide temporary storage for data transmitted to or from the LVDCME as a result of certain PIO and CIO instructions.

2-183. PIO MEMORY REGISTER. The PIO memory register is a 26-bit shift register that may be loaded in any of the following ways:

1. Serially with AI3 data from the computer.
2. Serially with TRS data from the computer.
3. Serially with PTC accumulator data.
4. Serially with recirculated data.
5. In parallel with data from the I/O REG switches.
6. Serially with data from the DTDR.

2-184. Shifting in the PIO memory register is controlled by a circuit that produces shift clocks SM D, SM A, SM B and SM C that correspond respectively with clocks W, X, Y and Z during shifting operations. Shift clocks are produced whenever serial data is to be read into or out of the PIO memory register.

2-185. Computer AI3 data is loaded into the PIO memory register when PIO bit A8 is a "0" and bit A1 or A2 is a "0". TRS data is loaded when address bit A8 is a "1" and bit A1 or A2 is a "0". PTC accumulator data is loaded as a result of a CIO 002 instruction. Recirculated data is loaded when a read PIO (A1 and A2 are "1's") or CIO 001 is used. Recirculation provides for nondestructive readout of the register.

2-186. Any latch in the PIO memory register may be set by pressing the corresponding I/O REG switch. All latches are simultaneously reset when the PIO RESET switch is pressed. When the PIO RESET switch is pressed, the sign latch is reset and shift clocks are produced. The "0" in the sign position shifts down to the last latch, and since no new data can get into the sign latch while the PIO RESET switch is depressed, the register is cleared.

2-187. During memory verification, the PIO memory register is used to store the serial contents of the DTDR. This permits a comparison between serial data received from the computer (shown in the DATA lamps) and the serial data sent to the computer (shown in the I/O REG #1 lamps). DTDR data is loaded only during cycle 4 of a memory verification operation.

2-188. PIO ACCUMULATOR REGISTER. The PIO accumulator register is a 26-bit shift register which may be used as two separate 13-bit shift registers. When the PIO accumulator is split into two registers, the 13 low-order latches and a serial adder form the switch selector counter (SSC); the 13 high-order latches and a serial adder form the minor loop counter (MLC). In the test program mode, the two halves of the PIO accumulator register are joined together to form a single 26-bit register.

2-189. As a 26-bit register, the PIO accumulator register may be loaded with PTC accumulator data, recirculated data, or parallel data from the I/O REG switches. PTC accumulator data is loaded as a result of a CIO 006 instruction. When a CIO 006 instruction is not present, recirculated data (PIO ABD) is loaded. During self-check, SSC data, which is advanced one bit time from PIO ABD, is re-circulated.

2-190. Shifting in the PIO accumulator register is controlled by a circuit that produces shift clocks SA D, SA A, SA B and SA C that correspond respectively with clocks W, X, Y and Z during shifting operations. Shift clocks are produced whenever serial data is to be read into or out of the register.

2-191. When the LVDCME is in the operational program mode, bits SIGN through 12 of the PIO accumulator register form the MLC, and bits 13 through 25 from the SSC. Data does not shift between the two sections which now operate as two separate binary counters — the MLC and the SSC.

2-192. Minor Loop Counter. The MLC may be loaded with serial data from any of the following sources:

1. AI3 data from the computer.
2. TRS data from the computer.
3. PTC accumulator data.

2-193. Computer AI3 data is loaded into the MLC when PIO address A8 NOT, A7 NOT, A6, A5, A4, A3, A2, A1 NOT is used. PIO address A8, A7 NOT, A6, A5, A4, A3, A2, A1 NOT causes computer TRS data to be loaded. CIO 006 causes PTC accumulator data to be loaded. The MLC may be manually loaded with data from I/O REG #2 switches SIGN through 12.

2-194. When no data is being loaded into the MLC, its count is re-circulated. A serial subtractor subtracts one from the MLC count once every six program cycles. Each time the MLC count becomes zero, an interrupt is generated and sent to the computer and PTC.

2-195. A CIO 021 instruction causes the MLC count to be read into the PTC accumulator. The MLC count is displayed in I/O REG #2 lamps SIGN through 12.

2-196. Switch Selector Counter. The SSC may be loaded with serial data from any of the following sources:

1. AI3 data from the computer.
2. TRS data from the computer.
3. PTC accumulator data.

2-197. Computer AI3 data is loaded into the SSC when PIO address A8 NOT, A7, A6, A5, A4 NOT, A3 NOT, A2, A1 NOT is used. PIO address A8, A7, A6, A5, A4 NOT, A3 NOT, A2, A1 NOT causes computer TRS data to be loaded. CIO 016 causes PTC accumulator data to be loaded. The SSC may be manually loaded with data from I/O REG #2 switches 13 through 25.

2-198. When no data is being loaded into the SSC, its count is re-circulated. A serial subtractor subtracts one from the count once every six program cycles. The first time the SSC count reaches zero, an interrupt is generated and sent to the computer and PTC. The SSC must be reloaded before another interrupt can be generated by the SSC.

2-199. A CIO 025 instruction causes the SSC count to be read into the PTC accumulator. The SSC count is displayed in I/O REG #2 lamps 13 through 25.

2-200. **DISAGREEMENT REGISTER.**

2-201. The disagreement register is a 13-bit latch register that receives its inputs from the thirteen computer disagreement lines (EP1 through EP13). These inputs are applied to latches in the disagreement register whose outputs light DISAGREEMENT lamps on the INTERFACE EXERCISER panel. When a "1" appears on a computer disagreement line, the corresponding latch sets, and the corresponding lamp lights.

2-202. Once an error is sensed, the corresponding latch remains set until the entire register is reset. The disagreement register may be reset manually with the ERROR RESET pushbutton or automatically with a CIO 026 or a PIO code in which address bits A1, A2 and A9 are "0's" and A5 is a "1".

2-203. **INTERFACE EXERCISER ADDRESS REGISTER.**

2-204. The interface exerciser address register is a nine-bit latch register that is loaded with PIO address information during a PIO operation. Outputs from this address register are applied to lamp drivers that light the ADDRESS lamps on the INTERFACE

EXERCISER panel. These lamps indicate the states of address lines NA1 through NA9. All latches in the interface exerciser address register are simultaneously reset before a new PIO address is loaded. The register is also reset when the PIO RESET pushbutton is pressed.

2-205. DISAGREEMENT SERIALIZER.

2-206. The outputs from the disagreement register latches, EAM, EBM and the OR'd channel 1, 2 and 3 errors (EA1, EA2 and EA3), are applied to a disagreement serializer. Errors are serialized as follows:

Phase B		Phase C	
<u>*Bit Gate</u>	<u>Error</u>	<u>*Bit Gate</u>	<u>Error</u>
1		1	EP3
2		2	EP4
3		3	EP5
4		4	EP6
5		5	EP7
6		6	EP8
7		7	EP9
8		8	EP10
9		9	EP11
10	EA1	10	EP12
11	EA2	11	EP13
12	EA3	12	EAM
13	EP1	13	EBM
14	EP2	14	TLC

\*From Y time of designated bit to Y time of following bit.


2-207. REAL TIME COUNTER.

2-208. The real time counter (RTC) consists of a serial adder and a delay circuit. The output of the delay circuit is recirculated in the delay circuit through the serial adder. Once every three instruction cycles, the instruction cycle counter (paragraph 2-212) generates a bit which is added (in the serial adder) to the recirculated real-time count. The real time count is therefore increased by one every three instruction cycles.

2-209. Updating of the RTC is inhibited during a CST or HLT operation. During these operations the real-time count is recirculated and remains unchanged. The RTC may be read into the PTC with a CIO 015 instruction.

2-210. AI3/TRS PAST HISTORY WORD COUNTER.

2-11. The AI3/TRS past history word counter consists of a six-bit shift register and a shift control circuit. The shift control circuit produces shifting gates HWC ODD and HWC EVEN. The shifting gates are applied to the shift register which produces outputs as shown on figure 2-28. The output configuration at word 5 is maintained during word 6



Note: DLY A SET FROM BG9, PHASE C, WORD 5  
 TILL BG3, PHASE C, WORD 6.  
 \*RESET CONDITION FOR COUNTER

Figure 2-28. AI3/TRS Past History Word Counter Outputs

by a circuit that produces DLY A, which inhibits the stepping of the shift control circuit for one word time. Word times are specified by AND'ing outputs as follows:


<u>Word</u>	<u>Specified by</u>
1	WD CTR F and WD CTR A
2	$\overline{\text{WD CTR A}}$ and WD CTR B
3	$\overline{\text{WD CTR B}}$ and WD CTR C
4	$\overline{\text{WD CTR C}}$ and WD CTR D
5	$\overline{\text{WD CTR D}}$ and WD CTR E and $\overline{\text{DLY A}}$
6	$\overline{\text{WD CTR D}}$ and WD CTR E and DLY A
7	$\overline{\text{WD CTR E}}$ and WD CTR F
8	WD CTR F and $\overline{\text{WD CTR A}}$
9	WD CTR A and $\overline{\text{WD CTR B}}$
10	WD CTR B and $\overline{\text{WD CTR C}}$
11	WD CTR C and $\overline{\text{WD CTR D}}$



<u>Word</u>	<u>Specified by</u>
12	WD CTR D and $\overline{\text{WD CTR E}}$
13	WD CTR E and $\overline{\text{WD CTR F}}$


2-212. INSTRUCTION CYCLE COUNTER.

2-213. The instruction cycle counter consists of a six-bit shift register and a shift control circuit. The shift control circuit produces shifting gates PHMDC OD and PHMDC EV. These shifting gates are applied to the shift register which produces outputs as shown on figures 2-29 and 2-30 in the operational and test program mode respectively.



\*RESET CONDITION FOR COUNTER.

Figure 2-29. Instruction Word Counter Outputs, Operational Program Mode



\*RESET CONDITION FOR COUNTER

Figure 2-30. Instruction Word Counter Outputs, Test Program Mode

2-214. In the operational program mode, shift register outputs PHMDCA, PHMDCB, and PHMDCE and their inverses are applied to a circuit that produces outputs COUNT 3 and COUNT 6 every three and six instruction cycles, respectively. COUNT 3 occurs during words 1, 4, 7, and 10, and is used to update the real-time count. COUNT 6 occurs during words 1 and 7 and is used to update the minor loop count and the switch selector count.

2-215. In the test program mode, the instruction cycle counter counts 13 instruction cycles. The output configuration (figure 2-30) at word 4 is maintained during word 5 by a circuit that produces PHMDC INH NOT that inhibits the stepping of the shift control circuit for one word time.

2-216. The AND'ed outputs from the shift register are used to control recirculation of ADR, MR1, MD7 and PRO data in the history delay lines. Outputs are also used to synchronize the multiply/divide past history word counter.

2-217. SELF CHECK.

2-218. The LVDCME incorporates a self-check feature which checks the operation of a major portion of the LVDCME. This is accomplished by connecting the interface cable connectors, which normally go to the computer, back to special self-check connector receptacles on the LVDCME. The LVDCME self-check interconnections are listed in figure 2-31.

Cable Part No. *	From	To
6900052	02A3J22	02A3J20
6900053	┆ J18	J17
6900054	┆ J15	J16
	and	
	┆ J19	
6900055	┆ J14	J13
6900056	┆ J5	J8
6900057	02A3J6	02A3J9
6900058	┆ J7	J10
6900059	┆ J11	J12
6900073	┆ J21	J23
6900085	01A11J32	01A11J25
6900086	┆ J31	J26
6900087	┆ J30	J27
*Jumper plug 6900074 must be connected to 01A11J29.		

Figure 2-31. LVDCME Self-Check Cable Interconnection List

2-219. When the LVDCME is operated in the self-check mode, inputs that are normally provided by the computer are simulated by circuits within the LVDCME. These circuits, called simulators, are as follows:

- a. Timing simulators (clock generator, bit gate generator, phase generator and buffer oscillator).
- b. OP code simulator.
- c. Address simulator.
- d. Disagreement error simulator.
- e. Error simulators (TLC, EAM and EBM).
- f. BRA-BRB simulator.
- g. CIO codes and discretes simulators.
- h. Serial data simulators (SCPRO, SCHOPC1, SCAI3, SCTRA, SCMD7, SCMR1, SCASRTC, SCPIO and SCPTCAI3).

2-220. Some computer signals are simulated (during self-check) by LVDCME circuits that are normally used for computer tests. For instance, HOPC1 data comes from the DTSO output of the serializer. The operations of these circuits have been previously described. However, their special roles during self-check are described in subsequent paragraphs.

2-221. The outputs of the self-check simulators correspond to the translated and inverted computer signals. For instance, SCOP1 (self-check OP1) corresponds to NOP1 which is a translated, inverted and voted computer signal. Computer signals that appear in TMR form are simulated by producing the self-check signal in triplicate.

2-222. TIMING SIMULATORS. (See figure 10-30, sheet 35.) Self-check timing (figure 2-32) is initiated by a crystal controlled oscillator. The oscillator generates a square wave signal (0 VDC to -6 VDC) whose switching rate is 2.048 mc. The oscillator output alternately causes the setting and resetting of a trigger. The trigger set output is an input to a second trigger, and the reset output is an input to a third trigger. The outputs of these two triggers are inverted, and on negative transition cause firing of four single shots. The single shots produce negative pulses 0.4 usec in duration. These negative pulses are the self-check clocks.

2-223. Clock voter errors (fail to "1" and fail to "0") can be induced with the CLOCK and PHASE rotary switches as shown in figure 2-33. When the CLOCK and PHASE rotary switches are in the NONE position, proper generation of computer simulated W, X, Y and Z clocks in triplicate is automatic and continuous.

2-224. SELF-CHECK BIT GENERATOR. (Figure 10-30, sheet 35.) The self-check bit generator consists of a shift register control circuit, a seven bit shift register and a bit decoding circuit.

2-225. The shift register control circuit is composed of a pair of latches interconnected to form a binary counter. The counter alternately produces a self-check odd (SCODD) and a self-check even (SCEVEN) control level at W clock times as shown on part A of figure 2-34.





Figure 2-32. Self-Check Clock Generation


Signal	Switch Position			
	Fail To "1"		Fail To "0"	
	CLOCK	PHASE	CLOCK	PHASE
SCA1W	5	1	6	1
SCA2W	5	2	6	2
SCA3W	5	3	6	3
SCA1X	5	4	6	4
SCA2X	5	5	6	5
SCA3X	5	6	6	6
SCA1Y	5	7	6	7
SCA2Y	5	8	6	8
SCA3Y	5	9	6	9
SCA1Z	5	10	6	10
SCA2Z	5	11	6	11
SCA3Z	5	12	6	12
SCB01	7	—	8	—
SCB02	9	—	10	—
SCB03	11	—	12	—

Figure 2-33. Clock and BO Error Simulation

2-226. The SCODD and SCEVEN levels control the shifting of a seven bit shift register and prevent the contents of the register from rippling through when the register is stepped. Seven outputs (SCG1 through SCG7) change states as shown on part B of figure 2-34.

2-227. The self-check bit decoder is a matrix that generates self-check bit gates from the seven bit shift register configuration. The SCG5 (self-check gate 5) output of the shift register is developed into three lines of computer simulated G5 NOT. A G5 voter error (fail to "1") can be induced in self-check by forcing control level(s) CA1G5 and/or CA2G5 and/or CA3G5 to ZERO. This is accomplished during CYC3 and self-check phase C when tape addresses 6 NOT, 5 NOT, 4 NOT, 3, 2 NOT and 1 are programmed. The channel in which the error is induced is determined by TRDM1, TRDM2 and TRDM3 of the tape reader register.

2-228. SELF-CHECK PHASE GENERATION. The self-check phase generator consists of a sync circuit and a four latch cyclic counter. (See figure 2-35.)



A

SELF-CHECK

BIT GATE	1	2	3	4	5	6	7	8	9	10	11	12	13	14
SCODD	1	1	1	1	1	1	1	1	1	1	0	0	0	0
SCEVEN	1	1	1	1	1	1	1	0	0	0	0	0	0	0
SCG1	0	0	0	0	0	0	0	1	1	1	1	1	1	1
SCG2	1	1	0	0	0	0	0	0	0	0	0	0	0	0
SCG3	1	1	1	1	0	0	0	0	0	0	0	0	0	0
SCG4	1	1	1	1	1	1	0	0	0	0	0	0	0	0
SCG5	1	1	1	1	1	1	1	1	0	0	0	0	0	0
SCG6	1	1	1	1	1	1	1	1	1	1	0	0	0	0
SCG7	1	1	1	1	1	1	1	1	1	1	1	1	1	1

B

Figure 2-34. Self-Check Bit Generator Control and Shift Register Timing

2-229. The sync circuit produces a phase generator sync signal (APG) when the shift register counter returns to SCG1 at SCODD time.

2-230. The cyclic counter produces three self-check phases — SCPA, SCPB and SCPC. The counter is set up for developing the next phase in the cycle when the shift register counter counts to SCG4. The next phase is then produced with the sync level (APG).

2-231. A phase B voter error ( production of a phase B at phase C time) can be induced when the shift register counter counts to SCG5 providing the tape address decoded is TAADR6 NOT, 5 NOT, 4 NOT, 3, 2 NOT, and 1. The channel in which the error is induced is determined by TRDS1, TRDS2 and TRDS3.

2-232. SELF-CHECK BUFFER OSCILLATOR (SCBO1-3). The computer buffer oscillator signal is simulated in the LVDCME during self-check by inverting the output of the 2.048 mc oscillator. The NOT output of the inverter is distributed to three AND circuits, translated, sent out of the LVDCME and returned on three lines via a self-check cable. (See figure 10-30, sheet 25.)

2-233. Buffer oscillator errors (fail to "1" and fail to "0") can be induced with the CLOCK rotary switch as shown in figure 2-33. When the CLOCK rotary switch is in the NONE position, translated buffer oscillator pulses are automatic and continuous.




Figure 2-35. Self-Check Phase Generation

2-234. WORD COUNTER. The word counter is a thirteen trigger counter register which counts computer cycles in MEM SIM mode and tape words in the ML mode. The counter is stepped by means of stepping pulses. Each trigger in the chain is complemented when its input goes from "1" to "0". The counter can be stepped as follows: (See figure 10-30, sheet 33.)

a. Manually: When the ADV CTR switch is selected and the tape reader is not running, pressing a TAPE ADDRESS area switch (SWTRCH01 through 05) generates a stepping pulse which advances the word counter by one, within the limits of the pushbutton/lamp being actuated. The counter does not step into a count displayed by another pushbutton/lamp except by pressing that pushbutton/lamp.

b. Automatically:

1. By a word counter stepping pulse while in self-check, MEM SIM mode during each bit gate seven, phase A, and providing that the CST function is not used. In MEM SIM,

a control level (CTR GATE) is provided which allows the counter to be advanced through its entire range. A decoded word counter gives OP code and address information which is part of an inherent program in MEM SIM. The OP codes are decoded from the first five triggers in the word counter. Therefore, every 378 cycles, the OP code arrangement is repeated. The instruction addresses are decoded from the first eight bits of the word counter. Therefore, every 3778 cycles the instruction addresses are repeated.

2. During the ML mode when the tape reader is running, TRCP1 causes the word counter to be advanced each time a sequence bit is sensed. The SEQ BIT causes a control level (CTR GATE) which allows the word counter to be advanced through its entire range.

2-235. OP CODE SIMULATORS (Figure 10-30, sheets 33 and 34). Self-check operation codes in memory load mode are developed from decoded tape reader operation bits (TROP1-4) or from decoded tape address bits (TAADR1-5). During MEM SIM mode, self-check operation codes are decoded from word counter ( $2^0$  through  $2^4$ ) bits. In each case, a self-check level (SCOP) controls all operation codes generated. (See timing chart on figure 2-36.)

2-236. A special case simulates a computer function during single step mode. When in single step, the self-check operation code generated is the transfer nonzero (TNZ) instruction (SCOP3=1).

2-237. A voter error, that is, the forcing of all self-check operation code bits in a channel to "1" (fail to a "1"), can be induced with tape address bits 5 and 6 (TAADR5 and TAADR6). The channel in which the error is induced is determined by tape reader operand address bits 1 through 3 (TROA1-3).

2-238. ADDRESS SIMULATORS (Figure 10-30, sheets 33 and 34). Self-check address bits are developed in ML from tape reader operand address bits when self-check level SCOA is present, or in MEM SIM from word counter bits when self-check level SCIA is present, or in MEM SIM from word counter bits when self-check level SCIA is present. (See timing chart on figure 2-36.) A tape reader operand address bit (TROA1-9) becomes the corresponding computer simulated address bit, whereas the word counter counts ( $2^0$  through  $2^7$ ) become computer simulated address bits one through eight respectively.  $2^0$  becomes SCA1,  $2^1$  becomes SCA2, etc.

2-239. A voter error, that is, the forcing of all self-check operation code bits in a channel to "1" (fail to a "1"), can be induced during cycle 3 when tape address bits TAADR4, TAADR5 NOT, TAADR6 NOT, and INV ERR are decoded. The channel in which the error is induced is determined by tape address bits 1 through 3 (TAADR1-3).

2-240. DISAGREEMENT ERRORS SIMULATION. Computer voter disagreement errors (SCEP1-13) are simulated with the coincidence of a self-check level (signal called HELP) and specific tape reader register bits. The HELP signal is a tape address decode (TAADR1, 2, 3 NOT, 4 NOT, 5 NOT, and 6) at self-check clock Y, self-check bit gate 4, self-check phase A and cycle 3 time. The tape reader register bits used to determine the errors produced are as follows: TROA5 = SCEP1, TROA4 = SCEP2, TROA3 = SCEP3, TROA2 = SCEP4, TROA1 = SCEP5, TRDS1 = SCEP6, TRDS2 = SCEP7, TRDS3 = SCEP8, TRDS4 = SCEP9, TROA9 = SCEP10, TROA8 = SCEP11, TROA7 = SCEP12, and TROA6 = SCEP13.






Figure 2-36. Self-Check Operation Code and Address Timing

2-241. ERROR SIMULATORS. Memory module errors (EAM, EBM and TLC) are simulated in self-check with the coincidence of a self-check level signal (LEMMON 1) and specific tape reader register bits. The LEMMON 1 signal is a tape address decode (TAADR1 NOT, 2 NOT, 3, 4 NOT, 5 NOT and 6 NOT). The channel in which the error is induced is determined by tape reader operand address bits (TROA1-3 for EAM-channels 1-3, TROA4-6 for EBM-channels 1-3 and TROA7-9 for TLC-channels 1-3).

2-242. SELF-CHECK BUFFER REGISTER A AND B BIT 14 PARITY (SCBRA14P AND SCBRB14P). Buffer register A and B, bit 14 parities are simulated by the LVDCME as follows (see figure 10-30, sheet 36):

1. When a tape reader data address parity bit (TRDA-PB) is generated during self-check phase A and bit gate 11. It is during this time that a latch is set which allows SCBRA14P and SCBRB14P to be generated.
2. When a store operation is decoded. SCBRA14P and SCBRB14P are generated either (1) when a tape reader syllable "1" parity bit (TRSYL1 PB) is generated during self-check phase A and bit gate 3 through 6, or (2) when a tape reader syllable "0" parity bit (TRSYL0 PB) is generated during phase B or phase C.
3. When a non-store operation is decoded. SCBRA14P and SCBRB14P are generated either (1) when tape reader syllable "0" parity bit is generated during phase B, bit gate 3 through 6, or (2) when tape reader syllable "1" parity bit is generated during phase C, bit gate 3 through 6.

2-243. SCBRA14P can be failed to a constant "1" either during self-check phase B when LEMMON 1 and TRDS1 are programmed or during self-check phase C when LEMMON 1 and TRDS2 are programmed.

2-244. SCBRB14P can be failed to a constant "1" either during self-check phase B when LEMMON 1 and TRDS3 are programmed or during self-check phase C when LEMMON 1 and TRDS4 are programmed.

2-245. LEMMON 1, a self-check control level, is a tape address decode of TAADR1 NOT, 2, 3, 4 NOT, 5 NOT and 6 NOT,

2-246. CIO CODES AND DISCRETES SIMULATORS. Self-check CIO codes in ascending order are developed from tape reader register bits, SIGN and 1 through 25, and TRDS1 through 4 AND'ed with a self-check gate (SCGCIO). (See figure 10-30, sheet 34.) SCGCIO is a latch output, and is present when tape address bits TAADR1 NOT, 2 NOT, 3 NOT, 4 NOT and 5 are decoded during cycle 3, bit gate 13. The gate is removed every phase A, bit gate 6. (See timing chart on figure 2-36.) CIO codes may also be generated by a TIME SEL when conditioned by an interrupt 13. This feature is for self-check of the past history delay line read to the PTC.

2-247. The self-check discretetes are developed from corresponding tape reader address bits and a control gate (GATE SC DISCR). GATE SC DISCR is present when tape address bits, TAADR1 NOT, 2 NOT, 3 NOT, 4 NOT and 5 are decoded.

2-248. SERIAL DATA SIMULATORS. (Figure 2-37)

2-249. SELF-CHECK SIMULATION OF PRO. (See figure 10-30, sheet 6 and figure 2-38.) The tape reader serializer information used normally to generate data to the computer on the DIN line (see paragraphs 2-156 and 2-157) simulates three lines of PRO during self-check. The sector-syllable-module and instruction serializer information simulates PRO during cycle 2. The data serializer simulates PRO during cycle 3.




Figure 2-37. Serial Data Simulation and Self-Check Serial Compare Errors

2-250. A voter error (fail to "1") is induced into any channel (A1, or A2, or A3) when a corresponding control level CA1, or CA2, or CA3 is generated. The levels are generated during self-check bit gate 6 through bit gate 11 of self-check phase C, cycle 3 when tape address bits TAADR4 and TAADR5 NOT are decoded. The channel in which an error is induced is determined by corresponding tape address bits 1 through 3 (TAADR1-3).

2-251. SELF-CHECK SIMULATION OF HOPC1. (See figure 2-39 and figure 10-30, sheet 16.) The tape reader data serializer simulates HOPC1 during phase B and phase C. The two bits (needed during EXM-execute-modify instruction) used to simulate HOPC1 during phase A are from the instruction serializer.

2-252. A voter error (fail to "1") is induced into any channel (A1, or A2, or A3) when a corresponding control level CA1DT, or CA2DT or CA3DT is generated. These levels are generated during self-check bit gate 6 through 11 of self-check phase B, cycle 3, when tape address bits TAADR4 and TAADR5 NOT are decoded. The channel in which an error is induced is determined by corresponding tape address bits 1 through 3 (TAADR1-3). A voter error can also be induced in a channel by forcing the other two channels to a "1" with respective control levels (CA1DT, CA2DT and CA3DT) and programming a TROP3.

2-253. SELF-CHECK SIMULATION OF AI3 AND TRS. (See figure 2-40 and figure 10-30, sheet 37.) AI3 and TRS are simulated by gating, shifting and recirculating information into an unused channel of the real-time counter delay line (RTC DLY). PRO information is gated into RTC DLY when the self-check load latch (SCLOAD) is set. SCLOAD is a "1" during CYC2, phase B when address bits 8 and 9 (NA8 and NA9) are programmed. At this time, SSM and INST serializer information is gated into the RTC DLY. SCLOAD is also a "1" during CYC3, phase B when NA7 and NA9 are programmed. At this time, DATA serializer information is gated into RTC DLY. All information is delayed through RTC DLY for a period equal to 2 phases and 13 bits (80.1 usecs). The information is clocked through a latch at clock pulse Y. The information at this point is called transfer register and accumulator simulated information (TASIM). TASIM is delayed for a duration of three clock pulses through a latch. The output of the latch is self-check AI3 (SCAI3).

2-254. In MEM SIM an ADD latch is set at bit gate 2, clock pulse Y, which sets up an "add 1" condition to TASIM. The information obtained as a result of an "add 1" to TASIM is called DATA. DATA is delayed one bit through two latches and becomes SCTRS.

2-255. In ML mode, the ADD latch is reset. There is therefore no addition to TASIM. The information becomes self-check TRS (SCTRS) after a one-bit delay period.

2-256. AI3 and TRS are simulated from shifted SCTRS information when the self-check shift latch (SCSHF) is set. The SCSHF latch is a "1" during CYC1, phase B when NA6 and NA9 are programmed or during CYC2, phase B when NA5 and NA9 are programmed. In each case, the SCTRS format is shifted in the RTC DLY one bit position. That is, bit 25 is shifted into the bit 24 position one cycle later. A shift of two bits is obtained when the SCSHF latch is set and A9, A6 and A5 are programmed. That is, bit 25 is shifted into the bit 23 position one cycle later.

2-257. In MEM SIM mode, when the instruction address as decoded from the word counter equals zero (IA000), RTC DLY is set to zero at phase A, bit gate 10. During phase A, bit gate 10 of the next change in address, DATA from the "add 1" circuit is being recirculated through the delay line. This-recirculated data becomes SCAI3 and SCTRS. There is no change in format in recirculated data since it is clocked at the same bit gate one cycle later.




Figure 2-38. Self-Check Simulation of PRO




Figure 2-39. Self-Check Simulation of HOPC1




Figure 2-40. Self-Check Simulation of AI3 and TRS




Figure 2-41. Self-Check Simulation of MD7 and MR1

2-258. An AI3 voter error in any channel is induced similarly as in self-check PRO voter error generation. (Refer to paragraph 2-250.)

2-259. A check of the comparators is made during cycle 4, when A9 and A4 are programmed. All SCAI3 channels are forced to a constant "1" without altering the contents of the RTC DLY.

2-260. A TRS voter error in any channel is induced similarly as in self-check HOPC1 voter error generation. (Refer to paragraph 2-252.)

2-261. SELF-CHECK SIMULATION OF MD7 AND MR1.

2-262. The computer MD7 and MR1 data is simulated during self-check by LVDCME circuits that are normally used for computer tests (I/O register 2, and controls). (See figure 10-30, sheets 20, 21, 22 and 23.) The operation of these circuits has been previously described.

2-263. An operation unique only to self-check develops MD7 and MR1 from the three DATA V lines and the three self-check MR1 lines respectively. (See figure 2-41.)

2-264. During MEM SIM and test program mode when a multiply or divide operation is decoded, the free run register latch (FRR) is set. The FRR gate (figure 10-30, sheet 22) allows recirculation of SSC DATA and controls accumulator shift pulses (SA1A-D and SA2A-D) so that SSC data in I/O register 2 is continually being shifted. (See figure 10-30, sheet 21.) The duration of the FRR gate is fourteen counts (two phases) of the multiply-divide counter (9 1/3 computer cycles). (See figure 10-30, sheet 25.) This is the maximum time required to develop partial products, the final product, remainders and the quotient during multiply or divide. Each time the data in the I/O register recirculates, the bit configuration is such that the two low order bits are shifted into the next higher bit positions. The I/O register continues to recirculate once during each count of the multiply-divide counter until the FRR latch is reset. This occurs at bit gate 3 when the multiply-divide counter has gone through a complete count. At this time the I/O register has its original bit configuration.

2-265. The serial output of I/O register 1 (SSC DATA) is gated to three self-check MR1 lines at clock pulse W time and is computer simulated MR1.

2-266. The SSC DATA is also gated to three DATA V lines during test program mode and FRR, or during test program mode when A3 and A4 NOT are programmed. This is computer simulated MD7.

2-267. MR1 and MD7 voter errors (fail to "1") are induced similarly as in self-check PRO voter error generation. (Refer to paragraph 2-250.)

2-268. SELF-CHECK SIMULATION OF REAL TIME COUNTER.

2-269. Self-check real time counter data is simulated from circuits normally used during computer test. (See figure 10-30, sheet 37.) The real time counter is explained in paragraph 2-207.

2-270. Real time counter data is brought back to the LVDCME during self-check, via a self-check cable, and is displayed in the data display register DATA lamps (see figure 10-30, sheet 26) when the DISPLAY SELECT rotary switch is in position 13.



2-271. SELF-CHECK SIMULATION OF PIO. (Figure 10-30, sheet 36.)

2-272. Three channels of self-check PIO are developed when the self-check operation codes (decoded from the tape address bits) generate a PIO operation (SCOP1 NOT, SCOP2, SCOP3 NOT and SCOP4) and the tape reader operation codes (TROP1 through 4) are not decoded as a PIO.

2-273. A voter error (fail to "1") is induced into a channel (A1, or A2, or A3) when the corresponding TRDS1, or 2, or 3 is programmed together with the select data control (SDT). SDT is a decoded TAADR6, TAADR5 NOT and TAADR4 during CYC 3.

2-274. SELF-CHECK SIMULATION OF PTC AI3. (Figure 10-30, sheet 20.)

2-275. PTC AI3 is simulated from LVDCME CIO DATA generated. The LVDCME CIO DATA is generated as follows:

1. SSC DATA gated by a programmed AC CIO 025 (the read SSC code).
2. MLC DATA gated by a programmed AC CIO 021 (the read MLC code).
3. PIO ADRSO gated by a programmed AC CIO 011 (the read PIO ADR code).
4. DTDRB19 gated by a programmed AC CIO 031 (the read phase A information from history code).
5. DTDRB1 gated by a programmed AC CIO 035 (the read phase B and C information from history code).
6. SSMIA gated by a programmed AC CIO 051 (the read SSM and IA information from history code).
7. NSEO gated by a programmed AC CIO 041 (the read disagreement errors code).
8. RTC DATA gated by a programmed AC CIO 015 (the read RTC code)
9. PIOMB25D gated by a programmed AC CIO 001 (the read I/O register 1 code).
10. ADRSO gated by a programmed AC CIO 045 (the read instruction information from history code).
11. AC DISCR OUT 4 (select PRO code), and INTRPT 13 (indicates first word from delay line), and LMMH (indicates that the last information was due to a multiply operation).

2-276. SELF-CHECK SERIAL COMPARE ERRORS. (See figure 10-30, sheets 26, 29, 30, 31 and 45.)

2-277. The simulated serial data channeled into the LVDCME via the computer serial data input lines is voted on and compared with the originating serial input data. The simulated serial data is then processed through history, data display and input/output logic as previously described.

2-278. The input serial data is compared with originating serial data in self-check as in normal operation (see paragraphs 2-162 and 2-163). However, there is a unique feature which enables compare in self-check. The enable compare levels are called control address compares (CAC1, 2 and 3) and are always present during normal operation as a

result of a repeated CAD or STO operation decodes. In self-check, the operation codes listed below must be programmed to enable the following compares to take place:

1. Tape reader operation codes (TROP) 1 and 4, or TROP1 NOT, and 2 NOT and 4 = (CAC1), enables SSMSC and AOC compares.
2. TROP2 and 4 or TROP2 NOT and 4 NOT and 1 = (CAC3), enables SSMBR and ADRSR compares.
3. TROP1 and 4 or TROP1 NOT and 2 and 4 NOT = (CAC2), enables SSMDR and INSDR compares.
4. TROP4 NOT and 3 and 2 NOT and 1 NOT enables IADR compare.
5. TROP4 and 3 and 1 enables word serial compare (SER).
6. TROP4 and 3 and 2 enables word parallel compare (PAR).

2-279. Compare errors unique only to self-check are stored in four latches which provide compare error PIO address (CEPIOADR), compare error PIO memory (CEPIOM), compare error PIO accumulator (CEPIOA), and compare error instruction address (CEIADR) outputs and their inverses. These latches are set as follows:

<u>Latch</u>	<u>Set by</u>
CEPIOADR (Figure 10-30, sheet 20)	A non-compare of data serial out (DTSO) and PIO address serial out (PIOADRSO) data at clock pulse W, phase B, CYC 3 when enabling self-check compare level DIEADRCP is generated. DIEADRCP is a programmed TAADR6 NOT, TAADR5 NOT, TAADR4 NOT, TAADR3 NOT, TAADR2 and TAADR1 NOT.
CEPIOM (Figure 10-30, sheet 23)	A non-compare of NMD7 and 2BDDTSO data during ML and clock pulse Z while under control of a self-check enabling level. The enabling level is generated when NA1, NA2 and NA4 NOT are programmed during PIO, phase B, bit gate 6. The enabling level is removed at phase A.
CEPIOA (Figure 10-30, sheet 21)	A non-compare of NMD7 and 2BDDTSO data at Z clock when NA3 and compare enabling level AA are present. AA is generated when NA1, NA2 and NA4 NOT are programmed during PIO, phase B, bit gate 6. The enabling level is removed at phase A, bit gate 6.
CEIADR (Figure 10-30, sheet 32)	A non-compare of address display register and tape reader register data (IADCOMP) during self-check, CYC 3, phase C and bit gate 2 when a compare enabling level is present. The compare enabling level is generated when TROP1 NOT, TROP2 NOT, TROP3 and TROP4 NOT are programmed.

2-280. TAPE READER SELF-CHECK.

2-281. The tape reader manual self-check features include:

1. The FREE RUN READER pushbutton which allows energizing the tape reader transport and tape reader read circuits while bypassing the normal LVDCME tape transport controls (figure 10-30, sheet 14).
2. The FREE RUN SS pushbutton which allows generating an initiating pulse to all the single shots. The tape reader timing clocks are thereby allowed to free-run for check-out purposes. (See figure 10-30, sheet 7.)
3. A one word-at-a-time load feature. This is accomplished each time the START pushbutton is pressed, after the "1" pushbutton has been activated.

2-282. ADDITIONAL SELF-CHECK FEATURES.

2-283. DISPLAY SERIAL OUT. When in the MD mode, the tape reader register and serializer can be checked by using the DISPLAY SERIAL OUT pushbutton. (See paragraph 2-163.) This allows words from the tape serializer to be presented on the data display.

2-284. ERRORS DEVICES TEST. An ERRORS DEVICES TEST pushbutton is used to check the operability of all error latches and all error lamps.

2-285. INVERT ERROR. In the ML mode, an invert error (INV ERR) condition is generated to prevent stopping the tape reader during a known error. The INV ERR latch is set in the self-check mode by a tape address of 01000 and reset by a tape address of 00111. An invert error control pulse generated by a tape address decode of 00100 allows the tape reader to run when an error is encountered.

2-286. PROGRAMS. A wired-in program allows manual check-out of the LVDCME data display and a self-check tape program (the tape is part of the LVDCME) automatically checks approximately 85 percent of the LVDCME. The wired-in program is explained in Section VIII; the self-check tape program is explained in Section VII.

2-287. COMPUTER CONTROL.

2-288. COMPUTER STOP CONTROL.

2-289. The LVDCME stops computer operation when a power halt (PWR HLT) is received from the power sequencing circuits or when a module or channel switching error is detected. Computer operation is also stopped when computer single step (CST) operation is commanded in any of the following ways:

1. The STOP switch is pressed.
2. An address compare is obtained while SINGLE STEP - ON/OFF is ON.
3. A CIO 106 instruction is received from the PTC.
4. Any PIO code is used in the operational program mode.
5. The LVDA single-step signal (DST) is received by the LVDCME.

## 2-290. COMPUTER SINGLE STEP.

2-291. When a CST operation is commanded, the computer does not read any new instructions. However, if an interrupt, HOP or EXM operation is in process, CST is delayed until the process is completed. The contents of the history delay lines are recirculated during CST unless a multiply or divide is being performed at the time the CST is commanded. In this case, the history multiply-divide delay lines continue to store data until the multiply or divide is completed.

2-292. When the LVDCME is in CST and the ADVANCE pushbutton is pressed, CST is removed from the computer for one word time and then reapplied. This allows the computer to read and perform one instruction. The same restrictions that govern the application of CST (paragraph 2-291) cover the reapplication of CST after the ADVANCE pushbutton is pressed.

## 2-293. COMPUTER RESTART.

2-294. When computer operation is stopped by a halt signal (NHLT), the program is restarted when the halt signal is removed. When the RESTART - AUTO/MAN/PTC pushbutton is set to MAN/PTC, a computer restart may be initiated by pressing the MANUAL RESTART pushbutton or by issuing a CIO 116 (set HLT) and then a CIO 122 (reset HLT). When the RESTART - AUTO/MAN/PTC switch is set to AUTO, the computer program is automatically restarted whenever an instruction address or data address compare occurs.

## 2-295. MEMORY CLOCK CONTROL.

2-296. The LVDCME controls the timing of the computer memory clock by means of two signals - A1-2MCN and A1-2MCL. These signals are controlled by the EARLY, NORMAL and LATE pushbuttons. When the EARLY pushbutton is pressed, A1-2MCN becomes a "0" and causes the computer memory clock driver to be strobed early. When the LATE pushbutton is pressed, A1-2MCL becomes a "1" and causes the computer memory clock driver to be strobed late. When the NORMAL pushbutton is pressed, A1-2MCN becomes a "1" and A1-2MCL becomes a "0" and the computer memory clock driver is strobed at the normal time.

## 2-297. HISTORY STORAGE.

2-298. History storage is accomplished by three 13-word delay lines that store serial AI3, TRS, ADR, MR1, MD7 and PRO data. In normal operation, new data is continually being loaded into the AI3 and TRS delay lines. These delay lines contain data from the last 13 instruction cycles. Whenever the computer program is stopped, history data is recirculated in these delay lines. The AI3 and TRS delay lines therefore store data from the 13 instruction cycles before the computer was stopped. This data may be displayed on the DATA display.

2-299. During multiply-divide operations, new data is being loaded into MR1, MD7 or PRO delay lines. These delay lines contain recirculated multiply-divide information when no new multiply or divide operation is in progress.

2-300. Two types of data are time-shared in each of the delay lines: AI3 and TRS data share the AI3/TRS delay line, ADR and MR1 data share the ADR/MR1 delay line, and MD7 and PRO data share the MD7/PRO delay line. Time sharing is accomplished by interleaving the two types of data in the delay line and then separating the data at the output of the delay line. History data is available on the HISTAI3, HISTTRS, HISTADR, HISTMR1, HISTMD7 and HISTPRO lines.

2-301. OPERATIONAL/TEST PROGRAM MODE SELECTION.

2-302. The LVDCME can be used to exercise a computer which is loaded with either the operational program or a test program. Since computer operation depends on the type of computer program, the LVDCME may be operated in either the operational program mode (OPM) or the test program mode (TPM). OPM and TPM are alternately selected each time the OP/TP switch is pressed. The OP and TP lamps indicate the mode in which the LVDCME is prepared to operate.

## SECTION III

### INTERFACE AND CONTROLS

#### 3-1. INTERFACE.

3-2. All of the LVDCME interface signals appear at pins of connectors located on the connector panel assembly 02A3 (figure 3-1) and connector panel assembly 01A11 (figure 3-2). Connectors 02A3J1 (SYNC) and 02A3J2 (MARKER) are single UHF type jacks, connectors 02A3J3 (SP1) and 02A3J4 (SP2) are 5-pin connectors, and connectors 02A3J5 through 02A3J23 and 01A11J25 through 01A11J32 are 55-pin connectors.

3-3. The interface signals and connectors are shown on the LVDCME cable diagrams (figures 10-11, 10-18, 10-19, 10-20, 10-22, 10-23, and 10-24).


#### 3-4. CONTROLS AND INDICATORS.

3-5. The LVDCME operating controls and indicators are shown on figures 3-3 through 3-6 and are described in figure 3-7. Test points that appear on the control panels are included as indicators in figure 3-7. The location of each control panel on the LVDCME is shown on figure 1-2.

3-6. In addition to the controls and indicators described in figure 3-7, the AC Power Gate Assembly (01B5) at the rear of the LVDCME contains a time totalizing meter (9999 hour) and the circuit breakers for the LVDCME AC input power.

3-7. The controls and indicators on the power supplies (01A5 through 01A8, 02A5, 02A6, 02A7, 02A9, and 02A10) are described in the commercial manuals for these power supplies. (Refer to the list of related manuals.)

3-8. Many of the LVDCME controls and indicators are pushbutton switches which contain four lamp bulbs that light under certain conditions. The four bulbs (1, 2, 3 and 4) are arranged as shown here:






Figure 3-1. Connector Panel Assembly (02A3)





Figure 3-2. Connector Panel Assembly (01A11)

3-9. These bulbs can be wired in many configurations; the following six configurations are used on the LVDCME:

1. Bulbs 1 and 3 or bulbs 1 and 4 constitute one indication.
2. Bulb 1 or bulb 2 constitutes one indication; bulb 3 or bulb 4 constitutes a different indication.
3. Bulb 1 or bulb 4 constitutes one indication; bulb 2 or bulb 3 constitutes a different indication.
4. Bulb 1 or bulb 2 constitutes one indication; bulb 3 constitutes a different indication; and bulb 4 constitutes a different indication.
5. Bulb 2 or bulb 3 constitutes one indication; bulb 1 constitutes a different indication; and bulb 4 constitutes a different indication.
6. Each lamp constitutes a different indication.

3-10. These wiring configurations, listed in paragraph 3-9, correspond to the following patterns on the switch faces:



#### NOTE

Some indications are located on the faces of switches to which they are not electrically connected. These indications are explained in figure 3-7.


3-11. The following definitions are used in figure 3-7:

1. Momentary pushbutton/lamp. A momentary pushbutton/lamp is a momentary contact pushbutton switch containing lamp bulbs that are lit only while the switch is being pressed. The function controlled by the switch is in the "1" state only while the lamp is lit.
2. Pushbutton/lamp. A pushbutton/lamp is a momentary contact pushbutton switch connected to the LVDCME logic so that its lamp bulbs remain or become lit after the switch face is pressed. The function controlled by the switch is in the "1" state only while the lamp is lit.




3. Alternate action pushbutton/lamp. An alternate action pushbutton/lamp is a DPDT pushbutton switch (containing lamp bulbs) whose state is changed by pressing the switch face. The lamp bulbs within the switch may be wired in one of the following ways:

a. A bulb (or bulbs) is always lit to indicate the state of the function controlled by the switch. For example, the ON portion of the ON/OFF alternate action pushbutton/lamp shown here is lit only when the function it controls is on.



When the ON portion is lit, the OFF portion is not lit, and vice versa.

A second example of this type of wiring occurs when the switch face is partitioned into four areas as shown here:



Only one of the four lamp bulbs is lit at any time. When the switch face is pressed, the next clockwise lamp bulb is lit; a complete cycle occurs if the switch face is pressed four times.

b. Bulbs within the switch are lit only when the function it controls is a "1". For example, the LAMP TEST alternate action pushbutton/lamp shown here is lit only while a lamp test operation is in progress.



When LAMP TEST is pressed while its bulbs are lit, the lamp test operation ceases and the bulbs are turned off. When LAMP TEST is pressed again, another lamp test operation occurs and the bulbs are again lit.




Figure 3-3. Power Control Panel




Figure 3-4. Tape Reader and Mode Control Panel




Figure 3-5. Memory Load and Data Display Panel




Figure 3-6. Interface Exerciser Panel

Panel	Area	Control/Indicator	Description and Function
POWER CONTROL (figure 3-3)	COMPUTER VOLTAGE	+20 VDC, +12 VDC, +6 VDC, -3 VDC, +12 MS, and +6 MS +20, +12, +6, -3, +12 MS, and +6 MS (VDC and RET) HLT (VDC and RET)	Adjustments for varying the corresponding voltages supplied to the computer. (MS stands for module switching.) Test jacks for monitoring the outputs of the corresponding power supplies. Test jacks for monitoring the power halt (HLT) signal to LVDCME logic.
	ACME VOLTAGE	-26.5 VDC, +12 VDC, -6 VDC and -12 VDC -26.5, +12, -12, -6, and GRD	Adjustments for varying the corresponding voltages supplied to LVDCME circuits. Test jacks for monitoring the outputs of the corresponding LVDCME power supplies. (GRD is the common return for these supplies.)
	None	TP20 through TP45 and GRDs	Test jacks for monitoring the voltages supplied to computer circuits. (Refer to figure 10-9 for voltage at each point.)
	ACME POWER	SEQ ON SEQ OFF	Pushbutton/lamp that starts the LVDCME DC power-on sequence and indicates when lit that sequencing is complete. Pushbutton/lamp that starts the LVDCME DC power-off sequence and indicates when lit that sequencing is complete.

Figure 3-7. Controls and Indicators (Sheet 1 of 15)

Panel	Area	Control/Indicator	Description and Function
POWER CONTROL (figure 3-3)	COMP POWER	SEQ ON	Pushbutton/lamp that starts the computer DC power-on sequence and indicates when lit that sequencing is complete.
		SEQ OFF	Pushbutton/lamp that starts the computer DC power-off sequence and indicates when lit that sequencing is complete.
		ARRAY/PAGE	Lamps that light indicating that either or both computer array (memory) or page temperature is high.
		NORMAL/HIGH	Lamps that light indicating that computer array (memory) or page temperature is normal or high. If NORMAL lamp is lit, ARRAY/PAGE lamps will be out.
	MAIN POWER	$\phi$ A, $\phi$ B, and $\phi$ C	Lamps when lit indicate that the corresponding phase is available to LVDCME circuits.
		FAN	Lamp when lit indicates that power is applied to SMS card gate fans.
		POWER ON	Pushbutton/lamp that starts the LVDCME AC power-on sequence and indicates when lit that sequencing is complete.
		POWER OFF	Pushbutton/lamp that starts the LVDCME AC power-off sequence and indicates when lit that sequencing is complete.
		EMERGENCY PULL	Switch when pulled removes all LVDCME power.

Figure 3-7. Controls and Indicators (Sheet 2)

Panel	Area	Control/Indicator	Description and Function
TAPE READER AND MODE CONTROL (figure 3-4)	None	LAMP TEST	Pushbutton/lamp used to check all indicator lamps on this panel and on the POWER CONTROL panel.
	TAPE ADDRESS	ADR1 through 6 and INV ERR	Pushbutton/lamps that indicate the address bits of the tape word being read. These bits do not indicate actual tape addresses. The decoded bits perform LVDCME functions. ADR1 through 5 can be used to manually insert address bits into the tape reader register.
		2 <sup>0</sup> through 2 <sup>12</sup>	Pushbutton/lamps that indicate the tape word count in both AUTO and MANUAL modes and can be used to manually set in the word count. Counts the number of sequence bits in ML mode and counts the number of computer cycles in MEMORY SIM mode.
MODE		AUTO/MANUAL	Alternate action pushbutton/lamp that allows the tape reader and the memory load portion of the LVDCME to operate in either automatic or manual mode.
		ML/DD	Alternate action pushbutton/lamp that allows the LVDCME to operate in either memory load or data display mode.
		MEMORY SIM	Pushbutton/lamp that allows hard wired program to operate (self-test only). In MEMORY SIM mode, the word counter output decoded, simulates computer OP Codes and Instruction Addresses.
		ERROR DEVICES TEST	Pushbutton that simultaneously sets all error latches. When the ERROR DEVICES TEST button is pressed, all ERRORS lamps on INTERFACE EXERCISER panel light.

Figure 3-7. Controls and Indicators (Sheet 3)



Panel	Area	Control/Indicator	Description and Function
<p>TAPE READER AND MODE CONTROL (figure 3-4)</p>	<p>TAPE READER CONTROL</p>	<p>INHIBIT READER CONTROL</p>	<p>Pushbutton/lamp that inhibits tape reader and spooler operation.</p>
		<p>PWR ON/PWR OFF</p>	<p>Alternate action pushbutton/lamp that applies power to or removes from the tape reader and tape spooler.</p>
		<p>FORWARD/REVERSE</p>	<p>Alternate action pushbutton/lamp that places tape reader in either the forward or reverse mode.</p>
		<p>MANUAL ADVANCE TAPE</p>	<p>Pushbutton/lamp that when in MANUAL mode allows the tape to move the distance of one word (forward or reverse) each time button is pressed.</p>
		<p>VERIFY ONLY</p>	<p>Pushbutton/lamp that causes the LVDCME to ignore the load portions of a tape.</p>
		<p>START</p>	<p>Pushbutton/lamp that starts tape reader and tape spooler operation.</p>
		<p>STOP</p>	<p>Pushbutton/lamp that stops tape reader and tape spooler operation.</p>
<p>SELF CHECK</p>	<p>FREE RUN SS</p>	<p>FREE RUN SS</p>	<p>Alternate action pushbutton/lamp that free runs the single shots of the LVDCME during self check.</p>
		<p>FREE RUN READER</p>	<p>Alternate action pushbutton/lamp that starts or stops the tape reader and tape spooler during self check. This switch by-passes the RUN tratch.</p>
		<p>ADV CTR/SEL ADR</p>	<p>Alternate action pushbutton/lamp that allows word counter (20 through 212) to be advanced when ADV CTR is lit. When SEL ADR is lit, it allows manual selection of tape address (ARI through ADR6).</p>

Figure 3-7. Controls and Indicators (Sheet 4)

Panel	Area	Control/Indicator	Description and Function
TAPE READER AND MODE CONTROL (figure 3-4)	SELF CHECK	1	Alternate action pushbutton/lamp that allows tape to be advanced one word at a time during self check.
	None	TP1 through TP52 and GRDs	Test points for monitoring tape reader signals and voltages and special LVDCME signals.
MEMORY LOAD AND DATA DISPLAY (figure 3-5)	INSTRUCTION ADDRESS	MODULE - IM1, IM2, and IM3	Pushbutton/lamps that control the three-bit memory module selection code when reference is made to memory for an instruction. The lower (COMMAND) lamps indicate the module to be used for compare; the upper (COMPUTER) lamps indicate the actual module compared on.
		MODULE - DX/SX	Pushbutton/lamps that alternately select duplex or simplex instruction memory operation each time button is pressed. Lower (COMMAND) lamps indicate commanded instruction memory mode to be used for compare; upper (COMPUTER) lamps indicate actual instruction memory mode compared on.
		SYL-0 1	Pushbutton/lamp that alternately selects either syllable 0 or syllable 1 for instruction word whenever button is pressed. Lower (COMMAND) lamps indicate commanded syllable to be used for compare; upper (COMPUTER) lamps indicate the actual syllable compared on.
		SECTOR - IS1 through IS4	Pushbutton/lamps that control four-bit instruction sector address code. The lower (COMMAND) lamps indicate commanded sector address bits to be used for compare; the upper (COMPUTER) lamps indicate the actual sector address bits compared on.

Figure 3-7. Controls and Indicators (Sheet 5)

Panel	Area	Control/Indicator	Description and Function
MEMORY LOAD AND DATA DISPLAY (figure 3-5)	INSTRUCTION ADDRESS	ADDRESS A1 through A8	Pushbutton/lamps that control the eight-bit instruction address code. The lower (COMMAND) lamps indicate commanded memory instruction address bits to be used for compare; the upper (COMPUTER) lamps indicate the actual memory instruction address bits compared on.
	DATA ADDRESS	PARITY BIT - BRA BRB  MODULE - DM1 through DM3  DX/SX  SECTOR - DS1 through DS4	<p>Lamps that indicate the existence of instruction word parity bits in buffer registers A and B.</p> <p>Pushbutton/lamps that control the three-bit memory module selection code when reference is made to memory for data. The lower (COMMAND) lamps indicate the data memory module to be used for compare; the upper (COMPUTER) lamps indicate the actual data memory module compared on.</p> <p>Pushbutton/lamps that alternately select duplex or simplex data memory operation each time button is pressed. Lower (COMMAND) lamps indicate commanded data memory mode to be used for compare; upper (COMPUTER) lamps indicate actual data memory mode compared on.</p> <p>Pushbutton/lamps that control the four-bit data sector address code. The lower (COMMAND) lamps indicate the commanded data sector address bits to be used for compare; the upper (COMPUTER) lamps indicate the actual data sector address bits compared on.</p>

Figure 3-7. Controls and Indicators (Sheet 6)

Panel	Area	Control/Indicator	Description and Function
MEMORY LOAD AND DATA DISPLAY (figure 3-5)	DATA ADDRESS	OP CODE - OP1 through OP4  OPERAND - OA1 through OA9	<p>Pushbutton/lamps that control computer operation code bits (ML mode only). The lower (COMD) lamps indicate the commanded operation code bits to be used for compare; the upper (COMPTR) lamps indicate the actual operation code bits compared on.</p> <p>Pushbutton/lamps that control computer operand address code bits. The lower (COMD) lamps indicate the commanded operand address code bits to be used for compare; the upper (COMPTR) lamps indicate the actual operand address code bits compared on.</p>
None	None	LAMP TEST	Alternate action pushbutton/lamp used to check all indicator lamps on this panel.
None	None	SERIALIZER-ACME PARITY BIT	Lamp when lit indicates odd parity in the tape reader register.
None	None	DISPLAY SERIAL OUT	Pushbutton/lamp that allows words from the tape serializer to be presented on the data display.
None	None	CHANNEL 1, 2, 3, and ALL	Lamps that indicate channel or channels in use (when channel switching).
DATA	None	PARITY BIT-BRA/BRB	Lamps that indicate the existence of buffer registers A and B parity bits.
None	None	PARITY BIT-SYL 0 and SYL 1	Lamps that indicate the existence of data word (COM-MAND) parity bits in syllables 0 and 1.

Figure 3-7. Controls and Indicators (Sheet 7)

Panel	Area	Control/Indicator	Description and Function
<p>MEMORY LOAD AND DATA DISPLAY (figure 3-5)</p>	<p>DATA</p>	<p>SIGN through 25</p>	<p>Pushbutton/lamps that control the bits of a data word to be loaded into the computer. The lamps at the right side of the pushbuttons indicate the commanded data bits; the lamps at the left side indicate the actual data bits.</p>
	<p>COMPUTER CONTROL</p>	<p>SINGLE STEP-ON OFF  SINGLE STEP-ADVANCE/CST  SINGLE STEP-STOP  RESTART-AUTO/MAN/PTC</p>	<p>Alternate action pushbutton/lamp that starts or stops single-step computer operation. Upper (ON) lamp when lit indicates the computer is in the single-step mode; lower (OFF) lamp indicates the computer is not in the single-step mode.</p> <p>Pushbutton/lamp that steps the computer program one word when in the single-step mode. Both ADVANCE and CST lamps must be lit for the computer program to be advanced one word.</p> <p>Pushbutton that stops computer operation.</p> <p>Alternate action pushbutton/lamp that allows the computer to be restarted automatically or manually. When upper (AUTO) lamp is lit, computer is restarted whenever the computer instruction address matches the instruction address inserted in the INSTRUCTION ADDRESS switches; when lower (MAN/PTC) lamp is lit, computer is restarted whenever MANUAL RESTART (COMPUTER CONTROL) is pressed.</p>
	<p>RESTART-MANUAL RESTART</p>		<p>Refer to AUTO/MANUAL above. If MAN/PTC lamp is lit and MANUAL RESTART is pressed, HLT occurs in 3 MS.</p>

Figure 3-7. Controls and Indicators (Sheet 8)

Panel	Area	Control/Indicator	Description and Function
MEMORY LOAD AND DATA DISPLAY (figure 3-5)	COMPUTER CONTROL	MEMORY CLOCK- EARLY, NORMAL, and LATE	Pushbutton/lamps that cause the memory clock to occur early, normal or late when the corresponding button is pressed. Lamps light to indicate the occurrence of the memory clock.
	MEMORY LOADER	REPEAT/REPEAT  ADDRESS COMPTR  COMPTR DISPLAY RESET  COMMAND DIS- PLAY RESET	Alternate action pushbutton/lamp that causes the selected memory location to be loaded repeatedly (REPEAT) or just once (REPEAT). See ADDRESS COMPTR pushbutton.  Pushbutton/lamp that causes the memory location to be loaded just once in conjunction with REPEAT pushbutton.  Pushbutton that resets all computer display bits causing all computer display lamps to go out.  Pushbutton that resets all command display bits causing all command display lamps to go out.
	DISPLAY MODE	REPEAT/SINGLE  ADDRESS COM- PARE-DATA/INS  COMPTR DISPLAY RESET  COMMAND DIS- PLAY RESET	Alternate action pushbutton/lamp that causes data to be displayed only during the first pass through the program (SINGLE) or during each program pass (REPEAT).  Alternate action pushbutton/lamp that permits data or instruction address comparisons.  Pushbutton that resets all computer display bits causing computer display lamps to go out.  Pushbutton that resets all command display bits causing all command display lamps to go out.

Figure 3-7. Controls and Indicators (Sheet 9)

Panel	Area	Control/Indicator	Description and Function																																
<p>MEMORY LOAD AND DATA DISPLAY (figure 3-5)</p>	<p>DISPLAY MODE</p>	<p>DISPLAY SELECT</p>	<p>Rotary switch that selects data for display as follows:</p> <table border="0"> <thead> <tr> <th><u>Position</u></th> <th><u>Type of Data</u></th> </tr> </thead> <tbody> <tr> <td>NONE</td> <td>None</td> </tr> <tr> <td>TRS</td> <td>Transfer register serial</td> </tr> <tr> <td>AI3-IA</td> <td>Instruction address</td> </tr> <tr> <td>AI3-DATA</td> <td>Accumulator data</td> </tr> <tr> <td>MD7</td> <td>Multiplicand/divisor</td> </tr> <tr> <td>MR1</td> <td>Multipier/product/quotient</td> </tr> <tr> <td>PRO</td> <td>Partial product/remainder</td> </tr> <tr> <td>HOPC1</td> <td>HOP constant</td> </tr> <tr> <td>SP1</td> <td>Input to spare probe 1</td> </tr> <tr> <td>SP2</td> <td>Input to spare probe 2</td> </tr> <tr> <td>TRC</td> <td>Real time counter</td> </tr> <tr> <td>MLC</td> <td>Minor loop counter</td> </tr> <tr> <td>SSC</td> <td>Switch select counter</td> </tr> <tr> <td>13</td> <td>Self check real time counter</td> </tr> <tr> <td>14 and 15</td> <td>Spares</td> </tr> </tbody> </table> <p>Alternate action switch that permits data display for present or preceding word.</p> <p>Pushbutton/lamp that allows all voter errors and all disagreement errors to be ignored.</p> <p>Rotary switch that selects word or partial product from delay lines for display.</p>	<u>Position</u>	<u>Type of Data</u>	NONE	None	TRS	Transfer register serial	AI3-IA	Instruction address	AI3-DATA	Accumulator data	MD7	Multiplicand/divisor	MR1	Multipier/product/quotient	PRO	Partial product/remainder	HOPC1	HOP constant	SP1	Input to spare probe 1	SP2	Input to spare probe 2	TRC	Real time counter	MLC	Minor loop counter	SSC	Switch select counter	13	Self check real time counter	14 and 15	Spares
<u>Position</u>	<u>Type of Data</u>																																		
NONE	None																																		
TRS	Transfer register serial																																		
AI3-IA	Instruction address																																		
AI3-DATA	Accumulator data																																		
MD7	Multiplicand/divisor																																		
MR1	Multipier/product/quotient																																		
PRO	Partial product/remainder																																		
HOPC1	HOP constant																																		
SP1	Input to spare probe 1																																		
SP2	Input to spare probe 2																																		
TRC	Real time counter																																		
MLC	Minor loop counter																																		
SSC	Switch select counter																																		
13	Self check real time counter																																		
14 and 15	Spares																																		
		<p>PAST/PRESENT</p>																																	
		<p>ERROR OVER RIDE</p>																																	
		<p>WORD</p>																																	

Figure 3-7. Controls and Indicators (Sheet 10)

Panel	Area	Control/Indicator	Description and Function																																										
INTERFACE EXERCISER (figure 3-6)	ERRORS	Refer to description and function column	<p>Lamps that light to indicate errors as follows:</p> <table border="0"> <thead> <tr> <th data-bbox="365 1018 397 1081">Lamp</th> <th data-bbox="365 1081 397 1791">Type of Error</th> </tr> </thead> <tbody> <tr> <td data-bbox="430 1018 462 1081">TAPE</td> <td data-bbox="430 1081 462 1791">Tape parity</td> </tr> <tr> <td data-bbox="462 1018 495 1081">SERIAL</td> <td data-bbox="462 1081 495 1791">Serial parity</td> </tr> <tr> <td data-bbox="495 1018 527 1081">TLC</td> <td data-bbox="495 1081 527 1791">Two simultaneous memory parity</td> </tr> <tr> <td data-bbox="560 1018 592 1081">EAM</td> <td data-bbox="560 1081 592 1791">Memory module A parity</td> </tr> <tr> <td data-bbox="592 1018 625 1081">EBM</td> <td data-bbox="592 1081 625 1791">Memory module B parity</td> </tr> <tr> <td data-bbox="625 1018 657 1081">TRCP</td> <td data-bbox="625 1081 657 1791">Tape reader clock pulse</td> </tr> <tr> <td data-bbox="657 1018 690 1081">CLOCK</td> <td data-bbox="657 1081 690 1791">Clock</td> </tr> <tr> <td data-bbox="690 1018 722 1081">BSE</td> <td data-bbox="690 1081 722 1791">Bit sync</td> </tr> <tr> <td data-bbox="722 1018 755 1081">PSE</td> <td data-bbox="722 1081 755 1791">Phase sync</td> </tr> <tr> <td data-bbox="755 1018 787 1081">SE1</td> <td data-bbox="755 1081 787 1791">Tape sequence</td> </tr> <tr> <td data-bbox="787 1018 820 1081">SE2</td> <td data-bbox="787 1081 820 1791">Tape sequence</td> </tr> <tr> <td data-bbox="820 1018 852 1081">EP1 through EP13</td> <td data-bbox="820 1081 852 1791">Disagreement</td> </tr> <tr> <td data-bbox="901 1018 933 1081">TRS</td> <td data-bbox="901 1081 933 1791">Transfer register serial output compare</td> </tr> <tr> <td data-bbox="966 1018 998 1081">HOPC1</td> <td data-bbox="966 1081 998 1791">HOP constant compare</td> </tr> <tr> <td data-bbox="998 1018 1031 1081">BR14</td> <td data-bbox="998 1081 1031 1791">Buffer register compare</td> </tr> <tr> <td data-bbox="1031 1018 1063 1081">AI3</td> <td data-bbox="1031 1081 1063 1791">Accumulator data compare</td> </tr> <tr> <td data-bbox="1096 1018 1128 1081">SSMSC</td> <td data-bbox="1096 1081 1128 1791">Sector/syllable/module serial compare</td> </tr> <tr> <td data-bbox="1128 1018 1161 1081">SSMDR</td> <td data-bbox="1128 1081 1161 1791">Sector/syllable/module display register compare</td> </tr> <tr> <td data-bbox="1193 1018 1226 1081">SSMBR</td> <td data-bbox="1193 1081 1226 1791">Sector/syllable/module buffer register compare</td> </tr> <tr> <td data-bbox="1258 1018 1291 1081">PIO ADR</td> <td data-bbox="1258 1081 1291 1791">PIO address compare</td> </tr> </tbody> </table>	Lamp	Type of Error	TAPE	Tape parity	SERIAL	Serial parity	TLC	Two simultaneous memory parity	EAM	Memory module A parity	EBM	Memory module B parity	TRCP	Tape reader clock pulse	CLOCK	Clock	BSE	Bit sync	PSE	Phase sync	SE1	Tape sequence	SE2	Tape sequence	EP1 through EP13	Disagreement	TRS	Transfer register serial output compare	HOPC1	HOP constant compare	BR14	Buffer register compare	AI3	Accumulator data compare	SSMSC	Sector/syllable/module serial compare	SSMDR	Sector/syllable/module display register compare	SSMBR	Sector/syllable/module buffer register compare	PIO ADR	PIO address compare
Lamp	Type of Error																																												
TAPE	Tape parity																																												
SERIAL	Serial parity																																												
TLC	Two simultaneous memory parity																																												
EAM	Memory module A parity																																												
EBM	Memory module B parity																																												
TRCP	Tape reader clock pulse																																												
CLOCK	Clock																																												
BSE	Bit sync																																												
PSE	Phase sync																																												
SE1	Tape sequence																																												
SE2	Tape sequence																																												
EP1 through EP13	Disagreement																																												
TRS	Transfer register serial output compare																																												
HOPC1	HOP constant compare																																												
BR14	Buffer register compare																																												
AI3	Accumulator data compare																																												
SSMSC	Sector/syllable/module serial compare																																												
SSMDR	Sector/syllable/module display register compare																																												
SSMBR	Sector/syllable/module buffer register compare																																												
PIO ADR	PIO address compare																																												

Figure 3-7. Controls and Indicators (Sheet 11)



Panel	Area	Control/Indicator	Description and Function																																												
<p>INTERFACE EXERCISER (figure 3-6)</p>	<p>ERRORS</p>	<p>Refer to description and function column</p>	<table border="0"> <thead> <tr> <th data-bbox="251 745 284 829"><u>Lamp</u></th> <th data-bbox="251 325 284 514"><u>Type of Error</u></th> </tr> </thead> <tbody> <tr> <td data-bbox="300 766 332 829">AOC</td> <td data-bbox="300 283 365 598">Address and operation code compare</td> </tr> <tr> <td data-bbox="365 745 397 829">INS DR</td> <td data-bbox="365 325 430 598">Instruction display register compare</td> </tr> <tr> <td data-bbox="430 745 462 829">ADRSR</td> <td data-bbox="430 283 495 598">Address shift register compare</td> </tr> <tr> <td data-bbox="495 766 527 829">IADR</td> <td data-bbox="495 262 560 598">Instruction address display register compare</td> </tr> <tr> <td data-bbox="560 766 592 829">SER</td> <td data-bbox="560 367 592 598">Serial compare</td> </tr> <tr> <td data-bbox="592 787 625 829">IO2</td> <td data-bbox="592 325 625 598">I/O register No. 2 serial compare</td> </tr> <tr> <td data-bbox="625 766 657 829">PAR</td> <td data-bbox="625 346 657 598">Parallel compare</td> </tr> <tr> <td data-bbox="657 787 690 829">IO1</td> <td data-bbox="657 325 690 598">I/O register No. 1 serial compare</td> </tr> <tr> <td data-bbox="738 703 771 829">COMPTR</td> <td data-bbox="738 451 771 598">Computer</td> </tr> <tr> <td data-bbox="771 703 803 829">ALARM</td> <td data-bbox="771 262 803 598">Module/channel switching</td> </tr> <tr> <td data-bbox="803 703 836 829">ILLEGAL PATH</td> <td data-bbox="803 325 836 598">Partial product/remainder</td> </tr> <tr> <td data-bbox="836 766 868 829">*PRO</td> <td data-bbox="836 304 868 598">Partial product/divisor</td> </tr> <tr> <td data-bbox="868 766 901 829">*MD7</td> <td data-bbox="868 304 901 598">Multiplier/product/quotient</td> </tr> <tr> <td data-bbox="901 766 933 829">*MRI</td> <td data-bbox="901 409 933 598">Accumulator</td> </tr> <tr> <td data-bbox="933 766 966 829">*AI3</td> <td data-bbox="933 283 966 598">Simultaneous memory</td> </tr> <tr> <td data-bbox="966 766 998 829">*TLC</td> <td data-bbox="966 325 998 598">Memory module B</td> </tr> <tr> <td data-bbox="998 766 1031 829">*EBM</td> <td data-bbox="998 325 1031 598">Memory module A</td> </tr> <tr> <td data-bbox="1031 766 1063 829">*EAM</td> <td data-bbox="1031 325 1063 598">PIO</td> </tr> <tr> <td data-bbox="1063 766 1096 829">*PIO</td> <td data-bbox="1063 325 1096 598">Bit gate generator</td> </tr> <tr> <td data-bbox="1096 787 1128 829">*G5</td> <td data-bbox="1096 283 1128 598">Address and operation code</td> </tr> <tr> <td data-bbox="1128 766 1161 829">*AOC</td> <td data-bbox="1128 283 1161 598">Address and operation code</td> </tr> </tbody> </table>	<u>Lamp</u>	<u>Type of Error</u>	AOC	Address and operation code compare	INS DR	Instruction display register compare	ADRSR	Address shift register compare	IADR	Instruction address display register compare	SER	Serial compare	IO2	I/O register No. 2 serial compare	PAR	Parallel compare	IO1	I/O register No. 1 serial compare	COMPTR	Computer	ALARM	Module/channel switching	ILLEGAL PATH	Partial product/remainder	*PRO	Partial product/divisor	*MD7	Multiplier/product/quotient	*MRI	Accumulator	*AI3	Simultaneous memory	*TLC	Memory module B	*EBM	Memory module A	*EAM	PIO	*PIO	Bit gate generator	*G5	Address and operation code	*AOC	Address and operation code
<u>Lamp</u>	<u>Type of Error</u>																																														
AOC	Address and operation code compare																																														
INS DR	Instruction display register compare																																														
ADRSR	Address shift register compare																																														
IADR	Instruction address display register compare																																														
SER	Serial compare																																														
IO2	I/O register No. 2 serial compare																																														
PAR	Parallel compare																																														
IO1	I/O register No. 1 serial compare																																														
COMPTR	Computer																																														
ALARM	Module/channel switching																																														
ILLEGAL PATH	Partial product/remainder																																														
*PRO	Partial product/divisor																																														
*MD7	Multiplier/product/quotient																																														
*MRI	Accumulator																																														
*AI3	Simultaneous memory																																														
*TLC	Memory module B																																														
*EBM	Memory module A																																														
*EAM	PIO																																														
*PIO	Bit gate generator																																														
*G5	Address and operation code																																														
*AOC	Address and operation code																																														

Figure 3-7. Controls and Indicators (Sheet 12)

Panel	Area	Control/Indicator	Description and Function
INTERFACE EXERCISER (figure 3-6)	ERRORS	Refer to description and function column	<p data-bbox="337 436 370 533"><u>Lamp</u></p> <p data-bbox="397 436 430 533">*PB</p> <p data-bbox="430 436 462 533">*HOPCI</p> <p data-bbox="462 436 495 533">*TRS</p> <p data-bbox="495 436 527 533">*BO</p> <p data-bbox="337 533 370 630"><u>Type of Error</u></p> <p data-bbox="397 533 430 630">Phase B</p> <p data-bbox="430 533 462 630">HOP</p> <p data-bbox="462 533 495 630">Transfer register serial</p> <p data-bbox="495 533 527 630">Buffer oscillator</p> <p data-bbox="552 436 633 743">*NOTE: These lamps indicate errors in the channel (A1, A2, or A3) shown above the lamp.</p> <p data-bbox="649 436 682 743">Pushbutton that resets all indicators in the ERRORS area.</p>
	DATA ADAPTER INTERFACE EXERCISER	ADDRESS A1 through A9 I/O REG #1-SIGN through 25	<p data-bbox="438 436 470 743">Lamps that represent the nine bits in the address portion of the PIO instruction.</p> <p data-bbox="487 436 568 743">Momentary pushbutton/lamps that allow manual loading of I/O register No. 1 during test program or operational program mode when in single step. When in automatic mode, I/O register No. 1 can be loaded from computer memory or accumulator, or PTC accumulator, or LVDCME data register and can be transferred to PTC or computer.</p> <p data-bbox="584 436 633 743">Momentary pushbutton/lamps that allow manual loading of I/O register No. 2 during operational program mode when in single step. When in automatic mode, I/O register No. 2 can be loaded from the computer memory or accumulator or PTC accumulator and can be transferred to PTC.</p> <p data-bbox="649 436 682 743">Momentary pushbutton/lamp that resets either I/O REG #1 or I/O REG #2.</p>
		ERROR RESET	
		I/O REG #2-SIGN through 25	
		RESET	

Figure 3-7. Controls and Indicators (Sheet 13)

Panel	Area	Control/Indicator	Description and Function
INTERFACE EXERCISER (figure 3-6)	DATA ADAPTER INTERFACE EXERCISER	OP/TP	Alternate action pushbutton/lamp that specifies mode of operation (Operational Program mode or Test Program mode).
		I/O REG No. 1/ I/O REG No. 2	Alternate action pushbutton/lamp that allows manual insertion of data into or the resetting of I/O REG #1 or I/O REG #2.
		MANUAL MLC INH/ DISCR MLC INH	Alternate action pushbutton/lamp that inhibits generation of an interrupt by the Minor Loop Counter during operational program mode (MANUAL MLC INH). The DISCR MLC INH lamp indicates that the inhibiting of the generation of an interrupt by the Minor Loop Counter is being performed by a discrete from the PTC.
		MANUAL SSC INH/ DISCR SSC INH	Alternate action pushbutton/lamp that inhibits generation of an interrupt by the Switch Selector Counter during operational program mode (MANUAL SSC INH). The DISCR SSC INH lamp indicates that the inhibiting of the generation of an interrupt by the Switch Selector Counter is being performed by a discrete from the PTC.
		RESET PIOR/INTC	Alternate action pushbutton/lamp that allows manual re-setting of the PIOR latch without repeating PIO function to computer (RESET PIOR). The INTC lamp indicates computer interrupt.
		PIO REPEAT	Momentary pushbutton that allows manual repeat PIO when information is required from LVDCME during operational program mode.

Figure 3-7. Controls and Indicators (Sheet 14)

Panel	Area	Control/Indicator	Description and Function
INTERFACE EXERCISER (figure 3-6)	SIMPLEX AND MODULE SELECTION	COMPTR HALT/ MANUAL HALT	The COMPTR HALT lamp indicates computer halt. MANUAL HALT is an alternate action pushbutton/lamp that stops computer operation and allows manual channel/module switching.
		CHANNEL/MODULE	Alternate action pushbutton/lamp that selects either the channel-switching or module switching mode of operation.
		CH 1	Momentary pushbutton/lamp that selects channel 1 by setting channel 2 to a 1 and channel 3 to a 0, or channel 2 to a 0 and channel 3 to a 1.
		CH 2	Momentary pushbutton/lamp that selects channel 2 by setting channel 1 to a 1 and channel 3 to a 0, or channel 1 to a 0 and channel 3 to a 1.
		CH 3	Momentary pushbutton/lamp that selects channel 3 by setting channel 1 to a 1 and channel 2 to a 0, or channel 1 to a 0 and channel 2 to a 1.
		ALL	Pushbutton/lamp that selects all three TMR channels.
		MODULE 1 through 7, CHANNEL 1 through 3	Momentary pushbutton/lamps that select one of three channels in each of seven modules. (Refer to Section II for a detailed description of module and channel switching.)
	None	LAMP TEST	Alternate action pushbutton/lamp used to check all indicator lamps on this panel.
	SPARE PROBE TIMING AND TIMING MARKER	PHASE, BIT GATE, AND CLOCK	Rotary switches that provide spare probe timing gates for the data display.

Figure 3-7. Controls and Indicators (Sheet 15)

## SECTION IV

### TEST EQUIPMENT AND SPECIAL TOOLS

#### 4-1. SCOPE.

4-2. This section contains the list of standard test equipment and the list and illustrations of the special tools recommended for maintenance of the LVDCME. No special test equipment is required for maintenance of the LVDCME.

#### 4-3. TEST EQUIPMENT.

4-4. Figure 4-1 is the list of standard test equipment recommended for maintenance of the LVDCME. This equipment is not supplied with the LVDCME. Equipment having the same range and accuracy as those listed in figure 4-1 may be substituted for the items listed.

#### 4-5. SPECIAL TOOLS.

4-6. Figure 4-2 is the list of special tools recommended for maintenance of the LVDCME; these special tools are not supplied with the LVDCME. Equivalent tools may be substituted for the items listed.

Name	Model or Type	Vendor
Oscilloscope	585A	Tektronix, Inc.
Plug-in Unit and Adapter	M	Tektronix, Inc.
Differential Voltmeter AC/DC	803-B	John Fluke Mfg. Co., Inc.
Digital Voltmeter	456	Kintel Division, Cohu Electronics, Inc.
AC Converter	452	Kintel Division, Cohu Electronics, Inc.
Digital Readout	473A	Kintel Division, Cohu Electronics, Inc.
Milliammeter (0-15 ma)	901	Weston Instrument Division, Daystrom Inc.
Volt-Ohm-Ammeter	630-A	Triplett Electrical Instrument Co.
Volt-Ohmmeter	269	Simpson Electric Co.
Capacitance Bridge	650-A	General Radio Co.

Figure 4-1. Recommended Standard Test Equipment

Name	Vendor Part No.	Application	Illustration Figure 4-3
SMS Card Puller	IBM 6072429	Facilitates insertion or removal of SMS cards.	Part A
SMS Card Contact Lubricant	IBM 6072430	Insures low contact resistance and reduces wear of the gold-plated SMS card contact surfaces.	Part B
SMS Card Extender	IBM 6072431	Allows access to the components and wiring of an SMS card while the card is connected into the system	Part C
SMS Card Socket Terminal Extractor	IBM 6072432	Used to remove SMS card socket terminals (contacts).	Part D
Soldering Handle	Hexacon P25	Handle for soldering tip.	Part X
Soldering Tip	Hexacon HT248D	Used to remove or install SMS card socket terminals that are soldered to a printed circuit overlay or a voltage chain.	Part F
Hand Wire-Wrap Tool	IBM 6072438	A manual, squeeze-type wire-wrap tool used to wire-wrap SMS card socket terminals.	Part G
Wrapping Bit-22	Keller A-18632	Used with hand wire-wrap tool to wrap AWG22 wire.	Part H
Wrapping Bit-20	Keller A-18633	Used with hand wire-wrap tool to wrap AWG20 wire.	Part I
Wrapping Bit-24	Keller A-26232	Used with hand wire-wrap tool to wrap AWG24 wire.	Part J
Wrapping Bit-26	Keller A-27611	Used with hand wire-wrap tool to wrap AWG26 wire.	Part K
Sleeve - 26	Keller A-17611-2	Used with hand wire-wrap tool to wrap AWG24-26 wire.	Part L
Sleeve - 22, 24	Keller A-18840	Used with hand wire-wrap tool to wrap AWG22 wire.	Part M
Sleeve - 20	Keller A-18285	Used with hand wire-wrap tool to wrap AWG20 wire.	Part N

Figure 4-2. List of Recommended Special Tools (Sheet 1 of 3)


Name	Vendor Part No.	Application	Illustration Figure 4-3
Unwrap Tool	IBM 6072437	Used to unwrap both right and left-hand wraps.	Part O
Crimping Tool Kit	Bendix 11-7295	Used to crimp size 12, 16 and 20 type connector contacts.	Part P
Insertion Tool	Bendix 11-6781-16	Used to insert size 16 contacts in Bendix type connectors.	Part Q
Insertion Tool	Bendix 11-8107-20	Used to insert size 20 contacts in Bendix type connectors.	Part R
Contact Removing Tool Kit	Bendix 11-6900	Used to remove size 16 and 20 contacts in Bendix type connectors	Part S
Spanner Wrench	Bendix 11-3544	Used on Bendix type connector spanner nuts.	Part T
Connector Pliers	Bendix 6147-1	Used to hold knurled or serrated surfaces on Bendix type connectors	Part U
Crimping Tool	AMP 59501	Used to crimp AWG22-24 solid or stranded wire.	Part V
Crimping Tool	Berg HT-3-20	Used to crimp AWG20 solid or stranded wire to a slip-on terminal	Part W
Crimping Tool	Berg HT-3-22	Used to crimp AWG22 solid or stranded wire to a slip-on terminal.	Part X
Crimping Tool	Berg HT-3-24	Used to crimp AWG24 solid or stranded wire to a slip-on terminal.	Part Y
Attenuator Probe	Tektronix P-6017	General purpose probe with nine-foot cable terminating at a UHF connector.	Part Z
Current Probe	Tektronix P-6016	Special purpose probe used when monitoring current characteristics.	Part AA
Passive Termination	Tektronix 011-028	Used with the current probe when monitoring current characteristics.	Part AB

Figure 4-2. List of Recommended Special Tools (Sheet 2)

Name	Vendor Part No.	Application	Illustration Figure 4-3
Tool Case	IBM 6445032	Used for carrying and storing tools.	Part AC
Intercase	IBM 6445698	Used for carrying tools.	Part AD

Figure 4-2. List of Recommended Special Tools (Sheet 3)






Part A. SMS Card Puller




Part B. SMS Card Contact Lubricant




Part C. SMS Card Extender



Part D. SMS Card Socket Terminal Extractor




Part E. Soldering Handle



Part F. Soldering Tip

Figure 4-3. Recommended Special Tools (Sheet 1 of 5)



Part G. Hand Wire-Wrap Tool



Part H. Wrapping Bit - 22



Part I. Wrapping Bit - 20



Part J. Wrapping Bit - 24



Part K. Wrapping Bit - 26



Part L. Sleeve - 26

Figure 4-3. Recommended Special Tools (Sheet 2)




Part M. Sleeve - 22, 24




Part N. Sleeve - 20




Part O. Unwrap Tool



Part P. Crimping Tool Kit




Part Q. Insertion Tool




Part R. Insertion Tool

Figure 4-3. Recommended Special Tools (Sheet 3)



Part S. Contact Removing Tool Kit




Part T. Spanner Wrench




Part U. Connector Pliers



Part V. Crimping Tool




Part W. Crimping Tool



Part X. Crimping Tool


Figure 4-3. Recommended Special Tools (Sheet 4)



Part Y. Crimping Tool




Part Z. Attenuator Probe



Part AA. Current Probe



Part AB. Passive Termination



Part AC. Tool Case



Part AD. Intercase

Figure 4-3. Recommended Special Tools (Sheet 5)

## SECTION V

### PREPARATION FOR USE, STORAGE AND SHIPMENT

#### 5-1. PREPARATION FOR USE.

#### 5-2. UNPACKING.

5-3. The LVDCME is not packed for shipment. No unpacking is necessary.

#### 5-4. ASSEMBLY.

5-5. The LVDCME is assembled before shipment. No assembling is necessary.

#### 5-6. INSPECTION.

5-7. The LVDCME should be inspected for evidence of damage during shipment. Loose cables in the shipment should be checked against the following list:

<u>IBM Part No.</u>	<u>IBM Part No.</u>	<u>IBM Part No.</u>
6900035	6900056	6900073
6900052	6900057	6900085
6900053	6900058	6900086
6900054	6900059	6900087
6900055		6900088

#### 5-8. INSTALLATION.

5-9. Refer to Volume I for installation instructions.

#### 5-10. TESTS.

5-11. Before using the LVDCME to test a Computer, perform all calibration checks as described in Section VII.

#### 5-12. PREPARATION FOR STORAGE.

5-13. Prepare the LVDCME for storage as follows:

- a. Close all hinged panels and card gates.
- b. Install connector dust caps on all connectors.
- c. Cover LVDCME with dust cover.
- d. Inventory cable assemblies as described in paragraph 5-7, then store cables in a carton near the electronic console.

#### 5-14. PREPARATION FOR SHIPMENT.

5-15. Prepare the LVDCME for shipment as described in steps a, b, and c of paragraph 5-13.

## SECTION VI

### PREVENTIVE MAINTENANCE

#### 6-1. INSPECTION.

#### 6-2. DAILY INSPECTION.

6-3. There is no recommended daily inspection schedule for the LVDCME. However, if during daily use of the LVDCME exterior damage, obstruction to air flow, or deterioration or discoloration of panel markings is noted, repair the fault as described in Section IX.

#### 6-3. PERIODIC MAINTENANCE.

6-4. Figures 6-1 through 6-4 prescribe the preventive maintenance schedule for the LVDCME. Due to the SMS card design of the LVDCME, preventive maintenance, except for the commercial assemblies, is held at a minimum. Figures 6-1 through 6-4 list the items to be inspected, the location of the item, the frequency at which the item shall be inspected, and the method of inspection and/or maintenance. Commercial manuals are referenced in these figures. Reference should be made to the list of related manuals for the complete title of the referenced manual.

ASSEMBLY LVDCME (6902000) General REFERENCE MANUAL		PREVENTIVE MAINTENANCE SCHEDULE				
ITEM	LOCATION	FREQUENCY	OBSERVE	CLEAN	LUBRICATE	NOTE
Furnace Type Filters	Bottom of Frames 01 and 02.	Monthly	Check for cleanliness.			Replace if deemed nec- essary.
Muffin Fans	Bottom of each gate assembly in and on top front of Frames 01 and 02.	Monthly	Check for any obvious faults such as noisy operation, wear, cleanliness, etc.			Clean or replace if deemed necessary.

Figure 6-1. LVDCME General Preventive Maintenance

ASSEMBLY Trygon Power Supplies (See below for assembly No's. and models) REFERENCE MANUAL Trygon Instruction and Maintenance Manual		PREVENTIVE MAINTENANCE SCHEDULE				
ITEM	LOCATION	FREQUENCY	OBSERVE	CLEAN	LUBRICATE	NOTE
Fan Motor	See pictorial repre- sentation of the in- side of a supply in the back of the ref- erence manual.	Monthly			Oil motor shaft at tubes on each end of motor. Use a light oil.	

The above preventive maintenance applies to the following assemblies:

1. Power Supply 01A8 (Trygon Model M15-10-0V)
2. Power Supply 02A4 (Trygon Model M36-5-0V)
3. Power Supply 02A5 (Trygon Model M15-5-0V)
4. Power Supply 02A9 (Trygon Model M15-10-0V)
5. Power Supply 02A10 (Trygon Model M15-5-0V)

Figure 6-2. Power Supplies (Trygon) Preventive Maintenance



ITEM	LOCATION	FREQUENCY	OBSERVE	CLEAN	LUBRICATE	NOTE												
Photocell Block	Front panel (See figure 4-7, page 19, No. 10 of reference manual).	Semi-weekly	Check for cleanliness of the glass slide, covering the aperture plate.	Use stiff bristle brush for general cleaning. Use a cotton swab and water, if necessary to remove foreign matter.														
Focusing Lens	Front panel (See figure 4-3, page 13, of reference manual).	Semi-weekly	Check for cleanliness.	Use same materials as above for any necessary cleaning.														
Jam and Drive Rollers	Front panel (See figure 4-1, page 12, of reference manual).	Semi-weekly	Check for wear or indentations on roller surfaces.	If necessary, clean by abrading surfaces with a soft eraser of the "Pink Pearl" type.														
Brake Shoes	Front panel (See figure 4-7, page 19, No. 4, of reference manual).	Semi-monthly	Check for accumulation of foreign matter that might tend to reduce braking force.	Clean with stiff bristle brush.														
Power Supply Voltages	See figures 4-5 and 4-6, pages 17 and 18, of reference manual for location of components and terminals listed under the "observe" column.	Monthly	Check and record all voltages listed below with the same voltmeter. Use the same voltmeter for each monthly test. A change in voltage may be indicative of a gradual component failure. A period of about 30 minutes should be allowed for warm up before the readings are taken. All voltage readings should be $\pm 5\%$ .															
			<table border="1"> <thead> <tr> <th>Voltage</th> <th>From</th> <th>To</th> </tr> </thead> <tbody> <tr> <td>-56V</td> <td>C1, -terminal</td> <td>TP1</td> </tr> <tr> <td>-10V</td> <td>F3, terminal 2</td> <td>TP1</td> </tr> <tr> <td>+4V</td> <td>C1, +terminal</td> <td>TP1</td> </tr> </tbody> </table>	Voltage	From	To	-56V	C1, -terminal	TP1	-10V	F3, terminal 2	TP1	+4V	C1, +terminal	TP1			
			Voltage	From	To													
-56V	C1, -terminal	TP1																
-10V	F3, terminal 2	TP1																
+4V	C1, +terminal	TP1																
Belt	See figure 4-6, page 18, No. 2, of reference manual.	Monthly	Check for wear or fraying of the belt which might cause slippage or an eventual break.			Replace if deemed necessary.												

Figure 6-3. Tape Reader Assembly (01A3) Preventive Maintenance (Sheet 1 of 2)

ASSEMBLY Tape Reader 6901110 (Rheem Electronics Model RR1002-E-333, P/N 102300) REFERENCE MANUAL Rheem TRM-306E			PREVENTIVE MAINTENANCE SCHEDULE			
ITEM	LOCATION	FREQUENCY	OBSERVE	CLEAN	LUBRICATE	NOTE
Lamp	See figure 4-3, page 13, of reference manual.	*18 Months				Replace lamp and go through necessary adjustments and calibration as outlined in Sections 4.2.2, page 11, and 4.2.3, page 14, of reference manual.
Symmetry of Track Output	See figure 4-5, page 17, of reference manual for location of test points listed under the "Note" column.	When lamp above is replaced or a tape material changes.				Check the output of test points 1 and 2 for 45% on time (refer to Section 4.2.3 on Symmetry Adjustment in reference manual).
<p>*This frequency is good only if the estimated reader on-time per week is <math>\leq 10</math> hours. If the reader on time per week (t) is estimated to be <math>&gt; 10</math> hours, use the following formula to establish a different frequency:</p> $\text{frequency (in weeks)} = \frac{4,060}{t + 42}$						

Figure 6-3. Tape Reader Assembly (01A3) Preventive Maintenance (Sheet 2)

ITEM	LOCATION	FREQUENCY	OBSERVE	CLEAN	LUBRICATE	NOTE
Warner Brake	See figure 4-7, page 20, of reference manual.	Monthly	See "Note" column first. Then inspect the brake lining and replace when excessively worn.	See "Note" column first. Then clean the brake lining.	See "Note" column first. Then coat both the brake disk and lining with a mixture of Molykote Type Z and one or two drops of light machine oil.	Remove the collar from the rear of each motor shaft, and slide the brake disk off.
Relay K1 Voltage	See figure 4-2, page 15, of reference manual.	Monthly				Check the voltage across the coil of Relay K1 in its operated state (refer to Section 4.2.3 on Relay Voltage Calibration in the reference manual).
Tension of the Tape Sensing Arm	See figure 4-5, page 18, No. 19, of reference manual.	Quarterly				Check the force on the Tape Sensing Arm at the end of the arm (refer to Section 4.2.1, page 12, on Adjustment of Tape Sensing Arm Tension in reference manual).
Gear in Drive Motor, M1	See figure 4-2, page 15, of reference manual.	Semi-Yearly			Apply one or two drops of 80 weight cling oil to each gear.	
Spring in Reel Retainer Housing		Semi-Yearly			Place a small amount of lubricant between the chambered section of the knob and the two locking pins: A small amount of light grade oil is also required on the inside surface of the knob.	

Figure 6-4. Tape Spooler Assembly (01A4) Preventive Maintenance

## SECTION VII

### CALIBRATION

#### 7-1. GENERAL:

7-2. This section contains the calibration procedure for the LVDCME. The calibration procedure consists of (1) power checks and necessary adjustments, and (2) logic checks and necessary adjustments. The logic checks consist of manual and automatic (programmed) checks.

7-3. The calibration procedure shall be performed monthly. The procedure may be performed at any time for trouble isolation.

7-4. The procedure is presented in such a manner that the entire procedure may be performed in the sequence given, or any one check may be performed by itself.

7-5. The special test equipment specified in the procedure is listed in figure 4-1. The special test equipment shall be calibrated prior to use in accordance with the appropriate commercial manual.

7-6. If a failure occurs as evidenced by indications other than the normal indications listed, refer to the adjustment procedure where applicable or to trouble isolation in Section VIII.

7-7. The following abbreviations are used in the PANEL column of the figures containing the procedures:

<u>Abbreviation</u>	<u>Definition</u>
PC	POWER CONTROL panel
TRMC	TAPE READER AND MODE CONTROL panel
MLDD	MEMORY LOAD AND DATA DISPLAY panel
IE	INTERFACE EXERCISER panel
01A	Right-hand console, upper half
01B	Right-hand console, lower half
02A	Left-hand console, upper half
02B	Left-hand console, lower half

Cable Part Number	From	To
6900052	02A3J22	02A3J20
6900053	J18	J17
6900054	J15	J16
	J19	
6900055	J14	J13
6900056	J05	J08
6900057	J06	J09
6900058	J07	J10
6900059	J11	J12
6900073	J21	J23
6900085	01011J32	01A11J25
6900086	J31	J26
6900087	J30	J27
*6900075		J29
* 6900075 is a jumper plug		

Figure 7-1. LVDCME Self-Check Cable Interconnections

7-8. SELF-CHECK CABLE CONNECTIONS.

7-9. The self-check cables shall be connected as listed in figure 7-1 prior to starting the calibration procedure.

7-10. POWER CHECKS.

7-11. PRIMARY POWER CHECKS.

7-12. The LVDCME primary power checks substantiate the following:

1. AC power circuits are functioning properly.
2. Interlocks listed in figure 7-2 are functioning properly.
3. Cooling fans are operational.
4. Power is applied to the ACME (LVDCME), COMP (computer), and MS (module switching) power supplies.

7-13. The LVDCME primary power checks are listed sequentially in figure 7-3.

7-14. SECONDARY POWER CHECKS.

7-15. The LVDCME secondary power checks substantiate the following:

1. LVDCME DC power is properly adjusted.
2. Correct power on sequencing is accomplished.
3. All panel lamps are operational.

7-16. The secondary power checks are listed sequentially in figure 7-4. If any of the measured values are not within the indicated limits, perform the corresponding adjustments in figure 7-19. After an adjustment is performed continue with the next step in figure 7-4.

7-17. COMPUTER POWER CHECKS.

7-18. The computer power checks substantiate that the voltages applied to the computer are adjusted properly and are applied in the correct sequence. Verification is also made that the loss of any computer voltage or the loss of ACME power will cause computer power to be cycled off.

7-19. The computer power checks are listed sequentially in figure 7-5. If any of the measured values are not within the indicated limits, perform the corresponding adjustments in figure 7-20. After an adjustment is performed continue with the next step in figure 7-5.

7-20. LOGIC CHECKS.

7-21. If the calibration is being started here, or if only one group of the logic checks is being performed and power is not on, perform the following steps:

1. Verify that all interlock switches are closed, the EMERGENCY PULL switch is reset (pushed-in), and that all circuit breakers located in end panel 01B11 are ON.
2. Verify that all AC ON and ON switches on the power supplies located at the rear of the LVDCME are at ON position.
3. Press and release MAIN POWER-POWER ON pushbutton/lamp (POWER CONTROL panel) and allow 15 minutes minimum for power supply warm-up. Note that MAIN POWER-POWER ON lamp lights;  $\phi$  A,  $\phi$  B,  $\phi$  C and FAN lamps light; MAIN POWER-POWER OFF lamp goes out; COMP POWER-SEQ OFF lamp lights; and ACME POWER-SEQ OFF lamp lights.
4. Press, hold (five seconds), and release ACME POWER-SEQ ON pushbutton/lamp. Note that ACME POWER-SEQ OFF lamp goes out and ACME POWER-SEQ ON lamp lights after a noticeable delay.
5. Press and release COMP POWER-SEQ ON pushbutton/lamp. Note that COMP POWER-SEQ OFF lamp goes out and COMP POWER-SEQ ON lamp lights after approximately 3 seconds delay.

7-22. The LVDCME must be initialized to insure that certain predetermined conditions exist prior to performing each group of the logic checks. The initialization procedure is contained in figure 7-6.

#### 7-23. TAPE READER REGISTER CHECKS.

7-24. The tape reader register checks substantiate that the tape reader register can be loaded properly in the MANUAL mode. The tape reader register checks are listed sequentially in figure 7-7.

7-25. Each time a pushbutton/lamp is pressed in making a manual selection in the tape reader register, the TIMING TRCP lamp (IE panel) lights, and then goes out when the pushbutton/lamp is released. With each manual selection, if the sum total of lamps lit does not equal an odd number, the SERIALIZER-ACME PARITY BIT lamp shall light.

#### 7-26. TAPE READER CLOCK AND CONTROL CHECKS.

7-27. The tape reader clock and control checks substantiate that the tape reader timing and the tape reader control circuits are functioning properly. The tape reader clock and control checks are listed sequentially in figure 7-8.

7-28. If any of the indicated results cannot be obtained, perform the tape reader clock adjustments in figure 7-21. After the adjustments are performed repeat the checks contained in figure 7-8.

#### 7-29. AUTOMATIC SELF-CHECK AND TAPE READER CONTROLS CHECKS.

7-30. Automatic self-check and tape reader controls checks are accomplished by running the self-check tape. Successful running of the self-check tape substantiates that approximately 85% of the LVDCME logic circuits are functioning properly. The procedure for running the self-check tape is listed in figure 7-9. A listing of the contents of the self-check tape is contained in figure 7-26.

7-31. In the event of a failure, a detailed listing of the tape word instructions performed is contained in figure 7-27. Definitions of the instruction and operation codes used in figure 7-27 are contained in figure 7-28.

#### 7-32. LVDCME SELF-CHECK TIMING CHECKS.

7-33. The LVDCME self-check timing checks substantiate that the self-check timing circuits are functioning properly. The LVDCME self-check timing checks are listed sequentially in figure 7-10.

7-34. If any of the indicated results cannot be obtained, perform the LVDCME self-check timing adjustments contained in figure 7-22. After the adjustments are performed repeat the checks contained in figure 7-10.

#### 7-35. MEMORY TIMING CHECKS.

7-36. The memory timing checks substantiate that the memory timing marginal check circuits are functioning properly. The memory timing checks are listed sequentially in figure 7-11.

7-37. COMPUTER TEMPERATURE SENSING CHECKS.

7-38. The computer temperature sensing checks substantiate that computer power is cycled off if any of the computer temperature sensing circuits are activated. The computer temperature sensing checks are listed sequentially in figure 7-12.

7-39. If any of the indicated results cannot be obtained, perform the computer temperature sensing adjustments contained in figure 7-23. After the adjustments are performed repeat the checks contained in figure 7-12.

7-40. CHANNEL-MODULE SWITCHING CHECKS.

7-41. The channel-module switching checks substantiate that the channel and module switching feature of the LVDCME is functioning properly. The channel-module switching checks are listed sequentially in figure 7-13.

7-42. SINGLE-STEP CHECKS.

7-43. The single-step checks substantiate that the single-step feature of the LVDCME is functioning properly. The single-step checks are listed sequentially in figure 7-14.

7-44. PAST HISTORY MODE CHECKS.

7-45. The past history mode checks substantiate that the history storage feature of the LVDCME is functioning properly. The past history mode checks are listed sequentially in figure 7-15.

7-46. If any of the indicated results cannot be obtained, perform delay lines 1, 2, and 3 adjustments contained in figure 7-24. After the adjustments are performed repeat the checks contained in figure 7-15.

7-47. DATA REGISTER CHECKS.

7-48. The data register checks substantiate that the data registers can be loaded properly. The data register checks are listed sequentially in figure 7-16.

7-49. HALT CHECKS.


7-50. The halt checks substantiate that the halt feature of the LVDCME is functioning properly. The halt checks are listed sequentially in figure 7-17.

7-51. If any of the indicated results cannot be obtained perform the halt adjustments listed in figure 7-25. After the adjustments are performed repeat the checks contained in figure 7-17.


7-52. INTERRUPT CHECKS.

7-53. The interrupt checks substantiate that the LVDCME interrupt circuits are functioning properly. The interrupt checks are listed sequentially in figure 7-18.






REAR VIEW



LEFT END VIEW



FRONT VIEW

Figure 7-2. LVDCME Interlocks Locations

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	02A3 & 9020	Verify that all self check cables are installed except J29 on Panel 9020 install jumper plug	Installed	
20	01B5	Connect 3 phase AC power to the unit		
30	01B11	Remove end panel 01B11		
31	01B11	Verify/Set all circuit breakers	ON	
32	01B11	Record Elapsed Time (ETI)	Elapsed Time	
33	01B11	Install End Panel 01B11		
40	PC	Press EMERGENCY PULL switch to the reset (in) position		
50	PC	POWER OFF Lamp	ON	
51	01B11	Remove End Panel 01B11		
60	PC	POWER OFF Lamp	OFF	
70	01B11	Install End Panel 01B11		
80	PC	POWER OFF Lamp	ON	
90	MLDD	Open Door 02A11 MLDD		
100	PC	POWER OFF Lamp	OFF	
110	MLDD	Close Door 02A11 MLDD		
120	PC	POWER OFF Lamp	ON	
130	IE	Open Door 02A11 IE		
140	PC	POWER OFF Lamp	OFF	
150	IE	Close Door 02A11 IE		
160	PC	POWER OFF Lamp	ON	
170	02A11	Remove End Panel 02A11		
180	PC	POWER OFF Lamp	OFF	
190	02A11	Install End Panel 02A11		
200	PC	POWER OFF Lamp	ON	
210	TR	Open Tape Spooler Drawer 01A11		
220	PC	POWER OFF Lamp	OFF	
230	TR	Close Tape Spooler Drawer		
240	PC	POWER OFF Lamp	ON	
250	01A11	Remove End Panel 01A11		
260	PC	POWER OFF Lamp	OFF	
270	01A11	Install End Panel 01A11		
280	PC	POWER OFF Lamp	ON	
290	PC	Open Power Control door 01A11		
300	PC	POWER OFF LAMP	OFF	
310	PC	Close Power Control Door		
320	PC	POWER OFF Lamp	ON	
330	02B11	Remove End Panel 02B11		
340	PC	POWER OFF Lamp	OFF	

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER	
X																			8			A- 64-385-9414

Figure 7-3. Primary Power Checks (Sheet 1 of 3)

INTERNATIONAL BUSINESS MACHINES-																			
UNIT NAME: LVDC MANUAL EXERCISER										UNIT NO. 6902000									
STEP	PANEL	OPERATION								NORMAL INDICATION	DATA								
350	02B11	Install End Panel 02B11								ON									
360	PC	POWER OFF Lamp																	
370	02A08	Open Computer Power Sequence Relay Gate																	
										PAGE OF PAGES		NUMBER							
										8a		A-64-385-9414							
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R		
X																			

Figure 7-3. Primary Power Checks (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
380	PC	POWER OFF lamp	OFF	
390	02A08	Close Computer Power Seq. Relay Gate		
400	PC	POWER OFF lamp	ON	
410	PC	Pull EMERGENCY PULL switch		
420	PC	POWER OFF lamp	OFF	
430	PC	Press EMERGENCY PULL switch		
440	PC	POWER OFF lamp	ON	
450	PC	Press and release POWER ON		
460	PC	POWER OFF lamp	OFF	
470	PC	POWER ON lamp	ON	
480	PC	Phase A, B, C and FAN lamps	ON	
490	PC	COMP POWER SEQ OFF lamp	ON	
500	PC	ACME Power Seq. Off lamp	ON	
510	PC	Press and release POWER OFF		
520	PC	All lamps except POWER OFF lamp	OFF	

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER
X																		9			A-64-385-9414

Figure 7-3. Primary Power Checks (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
Note		If any of the following measured values do not conform to values in the Normal Indication column, make corresponding adjustments in Para. 2.1 in the Adjustment Procedure return to the next step in this procedure.		
10	PC	Press and release POWER ON		
20	PC	POWER ON lamp	ON	
30	PC	POWER OFF lamp	OFF	
40	PC	Phase A, B, C, and Fan lamps	ON	
50		Verify 15 minute warm-up ACME and COMPUTER DC voltages are measured using a Diff. DC voltmeter		
60	PC	Measure and record voltage between -26.5 V DC and GND	-26.47 to -26.53 VDC	
70	PC	Measure and record voltage between +12 VDC and GND	+11.98 to +12.05 VDC	
80	PC	Measure and record voltage between -12VDC and GND	-11.98 to -12.10 VDC	
90	PC	Measure and record voltage between -6 VDC and GND	-5.99 to -6.05 VDC	
100	PC	Press (hold 5 seconds) and release ACME POWER SEQ ON		
110	PC	ACME POWER SEQ OFF lamp	OFF	
120	PC	ACME POWER SEQ ON lamp (delayed)	ON	
NOTE		Press and release LAMP TEST on MLDD, IE, or TRMC if ON		
130		All LAMP TEST lamps	OFF	
140	TRMC	PWR ON lamp (press and release if ON)	OFF	
150	PC	COMPUTER TEMP NORMAL lamp	ON	
160	01B3	Open gate 01B3		
170	01B3	Measure and record voltage at gate 01B3 between TB1-7 and TB1-2 (gnd)	-11.82 to -12.12 VDC	
180	01B3	Measure and record voltage at gate 01B3 between TB1-6 and TB1-2(gnd)	-5.88 to -6.065 VDC	
190	01B3	Measure and record voltage at gate 01B3 between TB1-4 and TB1-2 (gnd)	+11.92 to +12.07 VDC	
			PAGE OF PAGES	NUMBER
			11	A- 64-385-9414
X				

Figure 7-4. Secondary Power Checks (Sheet 1 of 2)

INTERNATIONAL BUSINESS MACHINES-					
UNIT NAME: LVDC MANUAL EXERCISER				UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA	
200	01B3	Close gate 01B3			
210	01B8	Open gate 01B8			
220	01B8	Measure and record voltage at gate 01B8 TB-IE to TB2-1A	-25.69 to -26.53 VDC		
230	01B8	Close gate 01B8			
240	MLDD	Press and release LAMP TEST			
250	MLDD	All lamps in the Instruction Address and Data Address areas	ON		
260	IE	Press and release LAMP TEST			
270	MLDD	All lamps on MLDD panel	ON		
280	IE	All lamps on IE panel except ERROR RESET, PIO REPEAT and RESET.	ON		
290	TRMC	Press and release LAMP TEST			
300	TRMC	All lamps on TRMC panel except ERROR DEVICES TEST	ON		
310	PC	All lamps on PC panel	ON		
320	MLDD	Press and release LAMP TEST			
330	TRMC	Press and release LAMP TEST			
340	IE	Press and release LAMP TEST			
350	PC	Press and release ACME POWER SEQ OFF			
360	PC	ACME POWER SEQ ON lamp	OFF		
370	PC	ACME POWER SEQ OFF lamp	ON		
380	01A9	Open gate 01A9			
390	01A9	Remove relay K 17			
400	PC	Press (hold 5 seconds) and release ACME POWER SEQ ON			
410	PC	ACME POWER SEQ ON lamp	OFF		
420	PC	ACME POWER SEQ OFF lamp	OFF		
430	TRMC	Press and release LAMP TEST			
440	PC	ACME POWER SEQ ON lamp	ON		
450	TRMC	Press and release LAMP TEST			
460	PC	Press and release ACME POWER SEQ OFF			
470	PC	ACME POWER SEQ OFF lamp	ON		
480	01A9	Replace relay K 17			
490	01A9	Close 01A9 gate			

Figure 7-4. Secondary Power Checks (Sheet 2)

**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** LVDC MANUAL EXERCISER

**UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
NOTE		If any of the following measured values do not conform to value in the Normal Indication column, make corresponding adjustments in Para. 2.2 in the Adjustment Procedure and return to the next step in this procedure.		
10	PC	Measure and record voltage between +20 VDC and RET	+19.985 to +20.015VDC	
20	PC	Measure and record voltage between +12 VDC and RET	+11.99 to +12.01 VDC	
30	PC	Measure and record voltage between + 6 VDC and RET	+5.99 to +6.01 VDC	
40	PC	Measure and record voltage between -3 VDC and RET	-2.995 to -3.005 VDC	
50	PC	Measure and record voltage between +12 MS and RET	+11.99 to +12.01 VDC	
60	PC	Measure and record voltage between +6 MS and RET	+6.005 to +6.025 VDC	
70	PC	Press (hold 5 seconds) and release ACME POWER SEQ ON		
80	PC	ACME POWER SEQ OFF lamp	OFF	
90	PC	ACME POWER SEQ ON lamp (delayed)	ON	
100	PC	Press and release COMPUTER POWER SEQ ON		
110	PC	COMPUTER POWER SEQ OFF lamp	OFF	
120	PC	COMPUTER POWER SEQ ON lamp (delayed)	ON	
130	02A3	Disconnect self check cable 02A3J8		
140	PC	COMPUTER POWER SEQ ON lamp	OFF	
150	02A3	Reconnect 02A3J8		
160	PC	Press and release COMPUTER POWER SEQ ON		
170	PC	COMPUTER POWER SEQ ON lamp	ON	
180	02A3	Disconnect self check cable 02A3J9		
190	PC	COMPUTER POWER SEQ ON lamp	OFF	
200	02A3	Reconnect cable 02A3J9		
210	PC	Press and release COMPUTER POWER SEQ ON		
220	PC	COMPUTER POWER SEQ ON lamp	ON	

Figure 7-5. Computer Power Checks (Sheet 1 of 4)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
230	02A3	Disconnect self check cable 02A3J10		
240	PC	COMPUTER POWER SEQ ON lamp	OFF	
250	02A3	Reconnect cable 02A3J10		
260	PC	Press and release COMPUTER POWER SEQ ON		
270	PC	COMPUTER POWER SEQ ON lamp	ON	
280	02A3	Disconnect self check cable 02A3J12		
290	PC	COMPUTER POWER SEQ ON lamp	OFF	
300	02A3	Reconnect cable 02A3J12		
310	PC	Press and release COMPUTER POWER SEQ ON		
320	PC	COMPUTER POWER SEQ ON lamp	ON	
330	02A3	Disconnect self check cable 02A3J13		
340	PC	COMPUTER POWER SEQ ON lamp	OFF	
350	02A3	Reconnect cable 02A3J13		
355	PC	Press and release COMPUTER POWER SEQ ON		
360	PC	COMPUTER POWER SEQ ON lamp	ON	
370	02A3	Disconnect self check cable 02A3J16		
380	PC	COMPUTER POWER SEQ ON lamp	OFF	
390	02A3	Reconnect cable 02A3J16		
400	PC	Press and release COMPUTER POWER SEQ ON		
410	PC	COMPUTER POWER SEQ ON lamp	ON	
420	02A3	Disconnect self check cable 02A3J17		
430	PC	COMPUTER POWER SEQ ON lamp	OFF	
440	02A3	Reconnect cable 02A3J17		
450	PC	Press and release COMPUTER POWER SEQ ON		
460	PC	COMPUTER POWER SEQ ON lamp	ON	
470	02A3	Disconnect self check cable 02A3J20		
480	PC	COMPUTER POWER SEQ ON lamp	OFF	
490	02A3	Reconnect cable 02A3J20		
500	PC	Press and release COMPUTER POWER SEQ ON		
510	PC	COMPUTER POWER SEQ ON lamp	ON	
520	PC	Measure and record voltage between TP20 and TP36 (Ret)	-2.95 to -3.01 VDC	

Figure 7-5. Computer Power Checks (Sheet 2)



**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** LVDC MANUAL EXERCISER **UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
530	PC	Measure and record voltage between TP 21 and TP 36 (Ret)	-2.97 to -3.00 VDC	
540	PC	Measure and record voltage between TP 22 and TP 36 (Ret)	-2.965 to -3.05 VDC	
550	PC	Measure and record voltage between TP 23 and TP 36 (Ret)	+5.94 to +6.00 VDC	
560	PC	Measure and record voltage between TP 24 and TP 36 (ret)	+5.94 to +6.00 VDC	
570	PC	Measure and record voltage between TP 25 and TP 36 (Ret)	+5.98 to +6.05 VDC	
580	PC	Measure and record voltage between TP 26 and TP 36 (Ret)	+11.94 to +12.00 VDC	
590	PC	Measure and record voltage between TP 27 and TP 36 (Ret)	+11.955 to +12.05 VDC	
600	PC	Measure and record voltage between TP 28 and TP 36 (Ret)	+11.95 to +12.05 VDC	
610	PC	Measure and record voltage between TP 29 and TP 36 (Ret)	+19.98 to +20.09 VDC	
620	PC	Measure and record voltage between TP 30 and TP 36 (Ret)	+19.90 to +20.01 VDC	
630	PC	Measure and record voltage between TP 31 and TP 36 (Ret)	+19.90 to +20.01 VDC	
640	PC	Measure and record voltage between TP 32 and TP 36 (Ret)	+19.87 to +19.99 VDC	
650	PC	Measure and record voltage between TP 33 and TP 36 (Ret)	+19.87 to +19.99 VDC	
660	02A	OPEN access panel to Computer Power Supplies		
670	02A7	Record - 3V current	3.0 to 3.8A	
680	02A6	Record - 6V current	10 to 12A	
690	02A5	Record - 12V current	1.4 to 1.8A	
700	02A4	Record +20 V current	0.9 to 1.2A	
EXP		Power Supply Interlock Check		
710	02A7	Turn Power (toggle) switch to OFF on -3V Computer Supply		
720	PC	COMPUTER POWER SEQ ON lamp	OFF	
730	02A7	Turn Power (toggle) switch to ON on -3V Computer Supply		

Figure 7-5. Computer Power Checks (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
740	PC	Press and release COMPUTER POWER SEQ ON		
750	PC	COMPUTER POWER SEQ ON lamp	ON	
760	02A6	Turn Power (toggle) switch to OFF on +6V Computer Supply		
770	PC	COMPUTER POWER SEQ ON lamp	OFF	
780	02A6	Turn Power (toggle) switch to ON on +6V Computer Supply		
790	PC	Press and release COMPUTER POWER SEQ ON		
800	PC	COMPUTER POWER SEQ ON lamp	ON	
810	02A5	Turn Power (toggle) switch to OFF on +12V Computer Supply		
820	PC	COMPUTER POWER SEQ ON lamp	OFF	
830	02A5	Turn Power (toggle) switch to ON on +12V Computer Supply		
840	PC	Press and release COMPUTER POWER SEQ ON		
850	PC	COMPUTER POWER SEQ ON lamp	ON	
860	02A4	Turn Power (toggle) switch to OFF on +20V Computer Supply		
870	PC	COMPUTER POWER SEQ ON lamp	OFF	
880	02A4	Turn Power (toggle) switch ON on +20 V Computer Supply		
890	PC	Press and release COMPUTER POWER SEQ ON		
900	PC	COMPUTER POWER SEQ ON lamp	ON	
910	TRMC	Press and release LAMP TEST		
920	PC	COMPUTER POWER SEQ OFF lamp	ON	
930	TRMC	Press and release LAMP TEST		
940	PC	COMPUTER POWER SEQ OFF lamp	OFF	
950	PC	Press and release ACME POWER SEQ OFF		
960	PC	COMPUTER POWER SEQ OFF lamp	ON (delayed)	
970	PC	Press and release COMPUTER POWER SEQ ON		
980	PC	COMPUTER POWER SEQ ON lamp	ON (delayed)	

Figure 7-5. Computer Power Checks (Sheet 4)

**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** LYDC MANUAL EXERCISER **UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	IE	LAMP TEST lamp (Press and release if ON)	OFF	
15	MLDD	LAMP TEST lamp (Press and release if ON)	OFF	
20	TRMC	LAMP TEST lamp (Press and release if ON)	OFF	
25	TRMC	MANUAL lamp (Press and release AUTO/MANUAL if OFF)	ON	
30	TRMC	FREE RUN SS lamp (Press and release if ON)	OFF	
35	TRMC	FREE RUN READER lamp (Press and release if ON)	OFF	
40	TRMC	ADV CTR lamp (Press and release if ON)	OFF	
45	TRMC	SEL ADR lamp	ON	
50	TRMC	"1" lamp (Press and release if ON)	OFF	
60	TRMC	POWER ON (Press and release if ON)	OFF	
65	TRMC	POWER OFF lamp	ON	
70	TRMC	Quadrant ADR 1 lamp (Press and release if ON)	OFF	
80	TRMC	Quadrant ADR 2 lamp (Press and release if ON)	OFF	
90	TRMC	Quadrant ADR 3 lamp (Press and release if ON)	OFF	
100	TRMC	Quadrant ADR 4 lamp (Press and release if ON)	OFF	
110	TRMC	Quadrant ADR 5 lamp (Press and release if ON)	OFF	
EXP		If both INV ERR and ADR 6 lamps are OFF, omit steps 120 through 180		
120	TRMC	Press and release ADR 1 lamp	ON	
130	TRMC	Press and release ADR 2 lamp	ON	
140	TRMC	Press and release ADR 3 lamp	ON	
150	TRMC	INV ERR	OFF	
160	TRMC	Press and release ADR 1 lamp	OFF	
170	TRMC	Press and release ADR 2 lamp	OFF	
175	TRMC	ADR 6 lamp	OFF	
180	TRMC	Press and release ADR 3 lamp	OFF	

Figure 7-6. Initialization Procedure (Sheet 1 of 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: L VDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
EXP		If all of the word counter lamps 2 <sub>0</sub> through 2-12 are OFF, omit steps 190 through 220		
190	TRMC	Press and release ADV CTR/SEL ADR		
191	TRMC	ADV. CTR	ON	
200	TRMC	Continually press and release each word counter until all quadrants in all lamps are off starting with the lowest order lamp in the counter which is on.		
210	TRMC	All word counter lamps	OFF	
220	TRMC	Press and Release ADV CTR/SEL ADR		
230	TRMC	SEL ADR	ON	
240	IE	Position PHASE switch to NONE		
250	IE	Position BIT GATE switch to NONE		
260	IE	Position CLOCK switch to NONE		
270	IE	MANUAL HALT lamp (Press and release if OFF)	ON.	
280	IE	OP lamp (Press and release if ON)	OFF	
285	IE	TP lamp	ON	
290	IE	I/O Reg. No. 1 lamp (Press and release if ON)	OFF	
300	IE	Press and release RESET		
310	IE	All I/O Reg. No. 2 lamps	OFF	
320	IE	Press and release I/O Reg. No. 1 lamp	ON	
330	IE	Press and release RESET		
340	IE	All I/O Reg. No. 1 lamps	OFF	
350	IE	Press and release ERROR RESET		
360	IE	All ERROR lamps (Except COMPTR ALARM)	OFF	
380	MLDD	Position DISPLAY SELECT switch to NONE		
390	MLDD	Position WORD switch to T		
400	MLDD	ERROR OVER RIDE lamp (Press and Release if ON)	OFF	
410	MLDD	DISPLAY SERIAL OUT lamp (Press and release if ON)	OFF	
420	MLDD	MEMORY LOADER REPEAT lamp (Press and release if ON)	OFF	
A B C D E F G H I J K L M N O P Q R		PAGE	OF	PAGES
X		20		NUMBER
				A- 64-385-9414

Figure 7-6. Initialization Procedure (Sheet 2)

INTERNATIONAL BUSINESS MACHINES--						
UNIT NAME: LVDC MANUAL EXERCISER					UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA		
10	MLDD	Press and release DS 1				
20	MLDD	COMMAND DS 1 lamp	ON			
30	MLDD	Press and release DS 2				
40	MLDD	COMMAND DS 2 lamp	ON			
50	MLDD	Press and release DS 3				
60	MLDD	COMMAND DS 3 lamp	ON			
70	MLDD	Press and release DS 4				
80	MLDD	COMMAND DS 4 lamp	ON			
90	MLDD	Press and release DM 1				
100	MLDD	COMMAND DM 1 lamp	ON			
110	MLDD	Press and release DM 2				
120	MLDD	COMMAND DM 2 lamp	ON			
130	MLDD	Press and release DATA ADDRESS COMMAND DX/SX				
140	MLDD	DATA ADDRESS COMMAND DX lamp	ON			
150	MLDD	DATA ADDRESS COMMAND SX lamp	OFF			
160	MLDD	Press and release OP 4				
170	MLDD	COMMAND OP 4 lamp	ON			
180	MLDD	Press and release OP 3				
190	MLDD	COMMAND OP 3 lamp	ON			
200	MLDD	Press and release OP 2				
210	MLDD	COMMAND OP 2 lamp	ON			
220	MLDD	Press and release OP 1				
230	MLDD	COMMAND OP 1 lamp	ON			
240	MLDD	Press and release DM 3				
250	MLDD	COMMAND DM 3 lamp	ON			
260	MLDD	Press and release DM 2				
270	MLDD	COMMAND DM 2 lamp	OFF			
280	MLDD	Press and release DM 1				
290	MLDD	COMMAND DM 1 lamp	OFF			
300	MLDD	Press and release DS 4				
310	MLDD	COMMAND DS 4 lamp	OFF			
320	MLDD	Press and release DS 3				
330	MLDD	COMMAND DS 3 lamp	OFF			
340	MLDD	Press and release DS 2				
350	MLDD	COMMAND DS 2 lamp	OFF			
360	MLDD	Press and release DS 1				
370	MLDD	COMMAND DS 1 lamp	OFF			
380	MLDD	Press and release OA 4				
390	MLDD	COMMAND OA 4 lamp	ON			

Figure 7-7. Tape Reader Register Checks (Sheet 1 of 8)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
400	MLDD	Press and release OA5		
410	MLDD	COMMAND OA5 lamp	ON	
420	MLDD	Press and release OA6		
430	MLDD	COMMAND OA6 lamp	ON	
440	MLDD	Press and release OA7		
450	MLDD	COMMAND OA7 lamp	ON	
460	MLDD	Press and release OA8		
470	MLDD	COMMAND OA8 lamp	ON	
480	MLDD	Press and release OA9		
490	MLDD	COMMAND OA9 lamp	ON	
500	MLDD	Press and release Data Address Command DX/SX		
510	MLDD	Data Address COMMAND DX lamp	OFF	
520	MLDD	Data Address COMMAND SX lamp	ON	
530	MLDD	Press and release OP 4		
540	MLDD	COMMAND OP 4 lamp	OFF	
550	MLDD	Press and release OP 3		
560	MLDD	COMMAND OP 3 lamp	OFF	
570	MLDD	Press and release OP 2		
580	MLDD	COMMAND OP 2 lamp	OFF	
590	MLDD	Press and release OP 1		
600	MLDD	COMMAND OP 1 lamp	OFF	
610	MLDD	Press and release DM 3		
620	MLDD	COMMAND DM 3 lamp	OFF	
NOTE: COMMAND SIGN thru DATA 12 switches will cause SYL 1 Parity BIT lamp to go ON & OFF.				
630	MLDD	Press and release DATA 2		
640	MLDD	COMMAND DATA-2 lamp	ON	
650	MLDD	Press and release DATA 1		
660	MLDD	DATA COMMAND 1 lamp	ON	
670	MLDD	Press and release DATA SIGN		
680	MLDD	DATA COMMAND SIGN lamp	ON	
690	MLDD	Press and release OA1		
700	MLDD	COMMAND OA1 lamp	ON	
710	MLDD	Press and release OA2		
720	MLDD	COMMAND OA2 lamp	ON	

Figure 7-7. Tape Reader Register Checks (Sheet 2)

**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** LVDC MAUAL EXERCISER

**UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA							
730	MLDD	Press and release 0A3									
740	MLDD	COMMAND 0A3 lamp	ON								
750	MLDD	Press and release 0A4									
760	MLDD	COMMAND 0A4 lamp	OFF								
770	MLDD	Press and release 0A5									
780	MLDD	COMMAND 0A5 lamp	OFF								
790	MLDD	Press and release 0A6									
800	MLDD	COMMAND 0A6 lamp	OFF								
810	MLDD	Press and release 0A7									
820	MLDD	COMMAND 0A7 lamp	OFF								
830	MLDD	Press and release 0A8									
840	MLDD	COMMAND 0A8 lamp	OFF								
850	MLDD	Press and release 0A9									
860	MLDD	COMMAND 0A9 lamp	OFF								
870	MLDD	Press and release DATA 8									
880	MLDD	DATA COMMAND 8 lamp	ON								
890	MLDD	Press and release DATA 7									
900	MLDD	DATA C OMMAND 7 lamp	ON								
910	MLDD	Press and release DATA 6									
920	MLDD	DATA COMMAND 6 lamp	ON								
930	MLDD	Press and release DATA 5									
940	MLDD	DATA COMMAND 5 lamp	ON								
950	MLDD	Press and release DATA 4									
960	MLDD	DATA COMMAND 4 lamp	ON								
970	MLDD	Press and release DATA 3									
980	MLDD	DATA COMMAND 3 lamp	ON								
990	MLDD	Press and release DATA 2									
1000	MLDD	DATA COMMAND 2 lamp	OFF								
1010	MLDD	Press and release DATA 1									
1020	MLDD	DATA COMMAND 1 lamp	OFF								
1030	MLDD	Press and release DATA SIGN									
1040	MLDD	DATA COMMAND SIGN lamp	OFF								
1050	MLDD	Press and release 0A1									
1060	MLDD	COMMAND 0A1 lamp	OFF								
1070	MLDD	Press and release 0A2									
1080	MLDD	COMMAND 0A2 lamp	OFF								
1090	MLDD	Press and release 0A3									
1100	MLDD	COMMAND 0A3 lamp	OFF								
		NOTE: COMMAND DATA 13 thru DATA 25 switch will cause SYL 0 PARITY BIT lamp to go ON.& OFF									
A B C D E F G H I J K L M N O P Q R										PAGE OF PAGES	NUMBER
										25	A- 64-385-9414

Figure 7-7. Tape Reader Register Checks (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-																																																						
UNIT NAME: LVDC MANUAL EXERCISER							UNIT NO. 6902000																																															
STEP	PANEL	OPERATION					NORMAL INDICATION	DATA																																														
Note		COMMAND DATA 13 through DATA 25 switch will cause SYL0 parity bit lamp to go on and off.																																																				
1110	MLDD	Press and release DATA 14																																																				
1120	MLDD	DATA COMMAND 14 lamp					ON																																															
1130	MLDD	Press and release DATA 13																																																				
1140	MLDD	DATA COMMAND 13 lamp					ON																																															
1150	MLDD	Press and release DATA 12																																																				
<table border="1"> <tr> <td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td><td>G</td><td>H</td><td>I</td><td>J</td><td>K</td><td>L</td><td>M</td><td>N</td><td>O</td><td>P</td><td>Q</td><td>R</td><td>PAGE</td><td>OF</td><td>PAGES</td><td>NUMBER</td> </tr> <tr> <td>X</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>25a</td><td></td><td></td><td>A-</td><td>64-385-9414</td> </tr> </table>										A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER	X																		25a			A-	64-385-9414
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER																																	
X																		25a			A-	64-385-9414																																

Figure 7-7. Tape Reader Register Checks (Sheet 4)



INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1160	MLDD	DATA COMMAND 12 lamp	ON	
1170	MLDD	Press and release DATA 11		
1180	MLDD	DATA COMMAND 11 lamp	ON	
1190	MLDD	Press and release DATA 10		
1200	MLDD	DATA COMMAND 10 lamp	ON	
1210	MLDD	Press and release DATA 9		
1220	MLDD	DATA COMMAND 9 lamp	ON	
1230	MLDD	Press and release DATA 8		
1240	MLDD	DATA COMMAND 8 lamp	OFF	
1250	MLDD	Press and release DATA 7		
1260	MLDD	DATA COMMAND 7 lamp	OFF	
1270	MLDD	Press and release DATA 6		
1280	MLDD	DATA COMMAND 6 lamp	OFF	
1290	MLDD	Press and release DATA 5		
1300	MLDD	DATA COMMAND 5 lamp	OFF	
1310	MLDD	Press and release DATA 4		
1320	MLDD	DATA COMMAND 4 lamp	OFF	
1330	MLDD	Press and release DATA 3		
1340	MLDD	DATA COMMAND 3 lamp	OFF	
1350	MLDD	Press and release DATA 20		
1360	MLDD	DATA COMMAND 20 lamp	ON	
1370	MLDD	Press and release DATA 19		
1380	MLDD	DATA COMMAND 19 lamp	ON	
1390	MLDD	Press and release DATA 18		
1400	MLDD	DATA COMMAND 18 lamp	ON	
1410	MLDD	Press and release DATA 17		
1420	MLDD	DATA COMMAND 17 lamp	ON	
1430	MLDD	Press and release DATA 16		
1440	MLDD	DATA COMMAND 16 lamp	ON	
1450	MLDD	Press and release DATA 15		
1460	MLDD	DATA COMMAND 15 lamp	ON	
1470	MLDD	Press and release DATA 14		
1480	MLDD	DATA COMMAND 14 lamp	OFF	
1490	MLDD	Press and release DATA 13		
1500	MLDD	DATA COMMAND 13 lamp	OFF	
1510	MLDD	Press and release DATA 12		
1520	MLDD	DATA COMMAND 12 lamp	OFF	
1530	MLDD	Press and release DATA 11		
1540	MLDD	DATA COMMAND 11 lamp	OFF	
1550	MLDD	Press and release DATA 10		
1560	MLDD	DATA COMMAND 10 lamp	OFF	

Figure 7-7. Tape Reader Register Checks (Sheet 5)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1570	MLDD	Press and release DATA 9		
1580	MLDD	DATA COMMAND 9 lamp	OFF	
1590	MLDD	Press and release DATA 25		
1600	MLDD	DATA COMMAND 25 lamp	ON	
1610	MLDD	Press and release DATA 24		
1620	MLDD	DATA COMMAND 24 lamp	ON	
1630	MLDD	Press and release DATA 23		
1640	MLDD	DATA COMMAND 23 lamp	ON	
1650	MLDD	Press and release DATA 22		
1660	MLDD	DATA COMMAND 22 lamp	ON	
1670	MLDD	Press and release DATA 21		
1680	MLDD	DATA COMMAND 21 lamp	ON	
1690	TRMC	Press and release ADR 1 lamp	ON	
1700	TRMC	Press and release ADR 2 lamp	ON	
1705	TRMC	ADR 6 lamp	ON	
1710	TRMC	Press and release ADR 3 lamp	ON	
1720	TRMC	Press and release ADR 4 lamp	ON	
1730	TRMC	Press and release ADR 5 lamp	ON	
1740	MLDD	Press and release DATA 20		
1750	MLDD	DATA COMMAND 20 lamp	OFF	
1760	MLDD	Press and release DATA 19		
1770	MLDD	DATA COMMAND 19 lamp	OFF	
1780	MLDD	Press and release DATA 18		
1790	MLDD	DATA COMMAND 18 lamp	OFF	
1800	MLDD	Press and release DATA 17		
1810	MLDD	DATA COMMAND 17 lamp	OFF	
1820	MLDD	Press and release DATA 16		
1830	MLDD	DATA COMMAND 16 lamp	OFF	
1840	MLDD	Press and release DATA 15		
1850	MLDD	DATA COMMAND 15 lamp	OFF	
1860	MLDD	Press and release DATA 25		
1870	MLDD	DATA COMMAND 25 lamp	OFF	
1880	MLDD	Press and release DATA 24		
1890	MLDD	DATA COMMAND 24 lamp	OFF	
1900	MLDD	Press and release DATA 23		
1910	MLDD	DATA COMMAND 23 lamp	OFF	
1920	MLDD	Press and release DATA 22		
1930	MLDD	DATA COMMAND 22 lamp	OFF	
1940	MLDD	Press and release DM 2		
1950	MLDD	COMMAND DM 2 lamp	ON	
1960	MLDD	Press and release DM 1		
1970	MLDD	COMMAND DM 1 lamp	ON	

DCO-64-941

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF PAGES	NUMBER	
X																			27	A-64-385-9414

Figure 7-7. Tape Reader Register Checks (Sheet 6)

**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** LVDC MANUAL EXERCISER

**UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1980	MLDD	Press and release DS 4		
1990	MLDD	COMMAND DS 4 lamp	ON	
2000	MLDD	Press and release DS 3		
2010	MLDD	COMMAND DS 3 lamp	ON	
2020	MLDD	Press and release DS 2		
2030	MLDD	COMMAND DS 2 lamp	ON	
2040	MLDD	Press and release DS 1		
2050	MLDD	COMMAND DS 1 lamp	ON	
2060	MLDD	Press and release DATA 21		
2070	MLDD	DATA COMMAND 21 lamp	OFF	
2080	TRMC	Press and release ADR 1 lamp	OFF	
2090	TRMC	Press and release ADR 2 lamp	OFF	
3000	TRMC	Press and release ADR 3 lamp	OFF	
3010	TRMC	Press and release ADR 4 lamp	OFF	
3020	TRMC	Press and release ADR 5 lamp	OFF	
3030	MLDD	Press and release DATA SIGN and DATA 1 through 25		
3040	MLDD	DATA COMMAND SIGN and COMMAND 1 through 25 lamps	ON	
3050	MLDD	Press and release 0A1 through 0A9		
3060	MLDD	COMMAND 0A1 through 0A9 lamps	ON	
3070	MLDD	Press and release OP 4 through OP 1		
3080	MLDD	COMMAND OP 4 through OP 1 lamps	ON	
3090	MLDD	Press and release DM 3		
4000	MLDD	COMMAND DM 3 lamp	ON	
4010	MLDD	Press and release DATA ADDRESS COMMAND DX/SX		
4020	MLDD	COMMAND DX lamp	ON	
4030	MLDD	COMMAND SX lamp	OFF	
4040	MLDD	Press and release COMMAND DISPLAY RESET		
4050	MLDD	DATA ADDRESS COMMAND DX lamp	OFF	
4060	MLDD	DATA ADDRESS COMMAND SX lamp	ON	
4070	MLDD	DATA COMMAND SIGN and COMMAND 1 through 25 lamps	OFF	
4080	MLDD	COMMAND 0A1 through 0A9 lamps	OFF	
4090	MLDD	COMMAND OP1 through OP4 lamps	OFF	
4100	MLDD	COMMAND DS 1 through DS 4 lamps	OFF	
4110	TRMC	Press and release ML/DD		
4120	TRMC	ML lamp	OFF	
4130	TRMC	DD lamp	ON	

DCO-64-941

<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE OF PAGES</b>	<b>NUMBER</b>
X																		28	A- 64-385-9414

Figure 7-7. Tape Reader Register Checks (Sheet 7)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
4140	MLDD	DATA lamp on DATA/INS switch (Press and release if ON)	OFF	
4150	MLDD	Press and release IM 3 through IM 1 and DX/SX		
4160	MLDD	COMMAND IM 3 through IM 1 and INSTR. ADDRESS COMMAND DX lamps	ON	
4170	MLDD	Press and release SYL O/I and IS 4 through IS 1		
4180	MLDD	COMMAND SYL 1 and IS 4 through IS 1 lamps	ON	
4190	MLDD	Press and release A8 through A1		
4200	MLDD	COMMAND A8 through A1 lamps	ON	
4210	MLDD	Press and release IM2, IM3, IM1, DX/SX, SLY O/I, IS4 through IS1 and A8 through A1		
4220	MLDD	COMMAND IM2, IM3, IM1, DX, SYL1, IS4 through IS1, and A8 through A1 lamps	OFF	
4230	MLDD	Press and release IM2, IM1, IM3, IS1, through IS4, A8 through A1, DX/SX and SYL O/I		
4240	MLDD	COMMAND IM2, IM1, IM3, IS1 through IS4, A8 through A1, DX and SYL 1 lamps	ON	
4250	MLDD	Press and release the ADDRESS COMPARE DATA/INS switch		
4260	MLDD	DATA lamp	ON	
4270	MLDD	COMMAND IM1 through IM3, IS1 through IS4, A8 through A1, DX and SYL 1 lamps	OFF	
4280	MLDD	Press and release IM3		
4290	MLDD	Verify that COMMAND IM3 lamp remains OFF	OFF	
4300	IE	Verify that TIMING TRCP lamp is ON when IM3 lamp is pressed and go OFF when IM3 is released	ON/OFF	
4310	MLDD	ACME PARITY BIT lamp	ON	
4320	MLDD	Press and release DATA/INS		
4330	MLDD	INS lamp	ON	
4340	MLDD	DATA lamp	OFF	

Figure 7-7. Tape Reader Register Checks (Sheet 8)

**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** LYDC MANUAL EXERCISER **UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	TRMC	Press and release ML/DD		
20	TRMC	ML lamp	ON	
30	TRMC	Press and release PWR ON/PWR OFF		
40	TRMC	PWR OFF lamp	OFF	
50	TRMC	PWR ON lamp	ON	
60	TRMC	Press and release PWR ON/PWR OFF		
70	TRMC	PWR OFF, FORWARD and STOP lamps	ON	
80	TRMC	PWR ON, MANUAL ADVANCE TAPE and REVERSE lamps	OFF	
90	TRMC	Press and release FREE RUN SS		
100	TRMC	FREE RUN SS lamp	ON	
110	IE	Press and release ERROR RESET		
120	IE	Verify TRCP lamp	OFF	
130	MLDD	Press and release IS 1		
140	IE	TRCP lamp	ON	
150	IE	Press and release ERROR RESET		
160	IE	TRCP lamp	OFF	
170	MLDD	Press and release IS 2		
180	IE	TRCP lamp	ON	
190	IE	Press and release ERROR RESET		
200	IE	TRCP lamp	OFF	
210	MLDD	Press and release IS 3		
230	IE	TRCP lamp	ON	
240	IE	Press and release ERROR RESET		
250	IE	TRCP lamp	OFF	
260	MLDD	Press and release IS 4		
280	IE	TRCP lamp	ON	
290	IE	Press and release ERROR RESET		
300	IE	TRCP lamp	OFF	
310	TRMC	Press and release AUTO/MANUAL		
320	TRMC	AUTO lamp	ON	
330	TRMC	MANUAL lamp	OFF	
340	IE	TRCP lamp	ON	
350	IE	Press and hold ERROR RESET		

DCO-64-941

Figure 7-8. Tape Reader Check and Controls Check (Sheet 1 of 3)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
360	IE	TRCP lamp	Flashing	
370	IE	Release ERROR RESET		
380	IE	TRCP lamp	ON	
390	TRMC	Press and release AUTO/MANUAL		
400	TRMC	MANUAL lamp	ON	
410	TRMC	AUTO lamp	OFF	
420	TRMC	Press and release FREE RUN SS		
430	TRMC	FREE RUN SS lamp	OFF	
440	TRMC	MANUAL ADVANCE TAPE lamp	OFF	
450	IE	Press and release ERROR RESET		
460	IE	TRCP lamp	OFF	
470	TRMC	Press and release PWR ON/PWR OFF		
480	TRMC	PWR OFF lamp	OFF	
490	TRMC	PWR ON lamp	ON	
500	TRMC	Photo lamp in Tape Read Head	ON	
510	MLDD	Press and hold IM3		
520	IE	TRCP lamp	ON	
530	MLDD	Release IM3		
540	IE	TRCP lamp	OFF	
550	TRMC	Press and release MANUAL ADVANCE TAPE		
560	TRMC	STOP lamp	OFF	
570	TRMC	Press and release AUTO/MANUAL		
580	TRMC	Press and release ML/DD		
590	TRMC	Press and release MEMORY SIM		
600	TRMC	Display will not change from step 560		
610	TRMC	Press and release FREE RUN SS		
620	TRMC	FREE RUN SS lamp	ON	
630	TRMC	PWR ON lamp	OFF	
640	TRMC	PWR OFF lamp	ON	
650	TRMC	STOP lamp	ON	
660	TRMC	MANUAL ADVANCE TAPE lamp	ON	
670	IE	TRCP lamp may now be either on or off		
680	TRMC	AUTO lamp	ON	
690	TRMC	MANUAL Lamp	OFF	
700	TRMC	Press and release FREE RUN SS		
710	TRMC	FREE RUN SS lamp	OFF	
720	TRMC	MANUAL ADVANCE TAPE lamp	OFF	

Figure 7-8. Tape Reader Check and Controls Check (Sheet 2)

**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** LVDC MANUAL EXERCISER **UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
730	TRMC	Press and release PWR ON/PWR OFF		
740	TRMC	PWR ON/PWR OFF lamps	Unchanged	
750	TRMC	Press and release PWR ON/PWR OFF		
760	TRMC	PWR ON/PWR OFF lamps	Unchanged	
770	IE	Press and release ERROR RESET		
780	IE	TRCP lamp	OFF	
790	TRMC	PWR OFF lamp	OFF	
800	TRMC	PWR ON lamp	ON	
810	TRMC	START lamp	ON	
820	TRMC	Press and release AUTO/MANUAL		
830	TRMC	AUTO lamp	OFF	
840	TRMC	MANUAL lamp	ON	
850	TRMC	START lamp	OFF	
860	TRMC	Press and release FREE RUN READER		
870	TRMC	FREE RUN READER lamp	ON	
880	TRMC	The Right Capstain wheel is now touching the Right Drive Magnet on Tape Spooler		
890	TRMC	Press and release FORWARD/ REVERSE		
900	TRMC	FORWARD lamp	OFF	
910	TRMC	REVERSE lamp	ON	
920	TRMC	The Left Capstain wheel is now touching the Left Drive Magnet on the Tape Spooler		
930	TRMC	Press and release FREE RUN READER		
940	TRMC	FREE RUN READER lamp	OFF	
950	TRMC	The Left Capstain wheel is no longer touching the Drive Magnet.		
960	TRMC	Press and release FORWARD/ REVERSE		
970	TRMC	REVERSE lamp	OFF	
980	TRMC	FORWARD lamp	ON	
990	TRMC	Press and release PWR ON/PWR OFF		
1000	TRMC	PWR ON lamp	OFF	
1010	TRMC	PWR OFF lamp	ON	

Figure 7-8. Tape Reader Check and Controls Check (Sheet 3)

INTERNATIONAL BUSINESS MACHINES--									
UNIT NAME: LVDC MANUAL EXERCISER							UNIT NO. 6902000		
STEP	PANEL	OPERATION					NORMAL INDICATION	DATA	
10	Tape Spooler	Place reel with ACME self test tape on left spooler hub with edge of tape closest to sprocket holes toward the panel. The tape must feed upward off the left side of the reel.							
20		Place empty reel on right spooler hub.							
30		Assure that the tape guide on the front of the photocell block assembly is in its down position.							
40		Strip approximately six feet of tape off the left reel and thread spooler-reader as follows:							
50		Tape goes between the lower side fixed roller and non-rotating pin.							
60		Around the right side of the lower roller on the left tension arm							
70		Around the left side of the middle left fixed roller							
80		Around the right side of the upper roller on the left tension arm.							
90		Around the left side of the upper left fixed roller.							
100		Over the left tension spring on the reader							
110		Over the left roller on the reader							
120		Between the left capstan and pinch roller							
130		Through the slot in the left brake assembly							
140		Under the left pin, spring hold-down device and right pin of the photocell block assembly passing over the photocell under the spring hold-down device.							
A B C D E F G H I J K L M N O P Q R						PAGE OF PAGES	NUMBER		
X						35	A- 64-385-9414		

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 1 of 15)



INTERNATIONAL BUSINESS MACHINES-					
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000		
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA	
150	Tape Spooler	Through the slot in the right brake assembly.			
		Between the right capstand and pinch roller.			
170		Over the right roller on the reader.			
180		Over the right tension spring on the reader.			
190		Around the right side of the upper right fixed roller.			
200		Around the left side of the upper roller on the right tension arm.			
210		Around the right side of the middle right fixed roller.			
220		Around the left side of the lower roller on the right tension arm.			
230		Down between the lower right fixed roller and non-rotating pin.			
240		Down on the right side of the tapereel.			
250		Position the tape so that the leader portion following the punched title is over the photocell and raise the guide on the front of the photocell assembly.			
260		Attach the tape to right reel taking up excess tape by rotating reel clockwise until right tension arm is located at the approximate center of its swing.			
270		Adjust tape tension on left side by rotating left reel until tension arm is located at the approximate center of its swing.			
280		TRMC	Press and release ERROR DEVICES TEST SWITCH. Except	All error lamps ILLEGAL PATH ON	
290		MLDD	Press and release COMPUTER DISPLAY RESET		
300		IE	Press and release ERROR RESET	All error lamps OFF	
301		IE	MANUAL MLC INH lamp (Press and release if ON)	OFF	
302		IE	MANUAL SSC INH lamp (Press and release if ON)	OFF	
			DCO-64-941		
A B C D E F G H I J K L M N O P Q R		PAGE OF	PAGES	NUMBER	
X		36		A- 64-385-9414	

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
310	TRMC	Press and release PWR ON/PWR OFF	Power On - ON Power Off - OFF	
			DCO-64-941	
<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>
<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>
<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>
<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE</b>	<b>OF PAGES</b>
<b>X</b>			36a	
			<b>NUMBER</b>	<b>A-</b> 64-385-9414

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 3)

**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** LVDC MANUAL EXERCISER.

**UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
320	TRMC	Press and release ADV CTR/SEL ADR	ADV CTR - ON SEL ADR -OFF	
330	IE	Press and release MANUAL HALT	OFF	
340		Allow five minutes for tape reader to warm up before proceeding.		
350	TRMC	Press and release MANUAL ADVANCE TAPE. Tape advances and stops after first tape word	TWC=00001	
360	TRMC	Press and release MANUAL ADVANCE TAPE. Tape advances one tape word	TWC=00002	
370	TRMC	Press and release 2 <sup>0</sup> , 2 <sup>1</sup> , 2 <sup>2</sup> , ADR1, six times in succession.	TWC=00000	
380	TRMC	Press and release AUTO/MANUAL	Auto - ON Manual - OFF	
390	TRMC	Press and release START Tape runs through automatic tests. In approximately 27 seconds tape stops.		
400	MLDD	COMMAND DS1, OP1, OP2, OP3, OP4, ISX, SYL0, DSX, SIGN, and 1 lamps	ON	
410	MLDD	Parity SYL1 lamp	ON	
420	MLDD	COMPUTER ISX, SYL0, DSX lamps	ON	
430	MLDD	Lamps other than Command and Computer undetermined		
440	IE	Serial Parity error	ON	
450	IE	All other Error lamps	OFF	
460	IE	Lamps other than error undetermined		
470	TRMC	Tape Address	02757	
480	TRMC	Auto, ML, PWR ON, FORWARD, STOP, and ADV CTR lamps	ON	
490	TRMC	Press and release START switch, tape does not advance		
500	IE	Press and release ERROR RESET		
510	IE	Serial Parity Error	OFF	
520	TRMC	Press and release START -		
525	TRMC	Tape advances and stops		

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 4)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
530	TRMC	Tape Address	02760	
540	IE	SS MSC and TRS lamps	ON	
550	MLDD	COMPUTER IM1	ON	
		Disregard other lamps		
560	IE	Press and release ERROR RESET		
570	IE	All ERROR lamps	OFF	
580	TRMC	Press and release START.		
585	TRMC	Tape advances and stops.		
590	TRMC	Tape Address	02761	
600	IE	SSMBR and TRS lamps	ON	
610	IE	Press and release ERROR RESET		
620	IE	All ERROR lamps	OFF	
630	TRMC	Press and release START.		
635	TRMC	Tape advances and stops.		
640	TRMC	Tape Address	02762	
650	IE	SSMDR and TRS lamp	ON	
660	MLDD	IM1	ON	
670	IE	Press and release ERROR RESET		
680	IE	All ERROR lamps	OFF	
690	TRMC	Press and release START.		
695	TRMC	Tape advances and stops		
700	TRMC	Tape Address	02763	
710	IE	I/O 1	ON	
720	IE	Press and release ERROR RESET		
730	IE	All ERROR lamps	OFF	
740	TRMC	Press and release START.		
745	TRMC	Tape advances and stops.		
750	TRMC	Tape Address	02764	
760	IE	I/O 2	ON	
770	IE	All other errors	OFF	
780	IE	Press and release ERROR RESET		
790	IE	All ERROR lamps	OFF	
800	TRMC	Press and release START		
805	TRMC	Tape advances and stops.		
810	TRMC	Tape Address	02766	
820	IE	TRS and SER lamps	ON	
830	IE	All other error lamps	OFF	
840	IE	Press and release ERROR RESET		
850	IE	All ERROR lamps	OFF	
			DCO-64-941	
ABCDEFGHIJKLMN O P Q R			PAGE OF PAGES	NUMBER
X			38	A-64-385-9414

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 5)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME:		LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
860	TRMC	Press and release START.		
865	TRMC	Tape advances and stops		
870	TRMC	Tape Address	02767	
880	IE	AI3 and SER	ON	
890	IE	All other error lamps	OFF	
		Disregard all other lamps.		
900	IE	Press and release ERROR RESET		
910	IE	All ERROR lamps	OFF	
920	TRMC	Press and release START.		
925	TRMC	Tape advances and stops		
930	TRMC	Tape Address	02771	
940	IE	TRS, PAR, SSMBR, and HOPC1 lamps	ON	
950	MLDD	Computer DM1 lamp	ON	
		Disregard all other lamps		
960	IE	Press and release ERROR RESET		
970	IE	All ERROR lamps	OFF	
980	TRMC	Press and release START		
985	TRMC	Tape advances and stops.		
990	TRMC	Tape Address	02772	
1000	IE	TRS, PAR, SSMBR and HOPC1 lamps	ON	
1010	MLDD	Computer SYL0, ISX and DSX lamps	ON	
1020	IE	Press and release ERROR RESET		
1030	IE	All ERROR lamps	OFF	
1040	TRMC	Press and release START.		
1045	TRMC	Tape advances and stops.		
1050	TRMC	Tape Address	02773	
1060	IE	SSMDC, SSMDR, SSMBR, HOPC1, TRS and SER lamps	ON	
1070	MLDD	Computer SYL0, ISX and DSX	ON	
1080	MLDD	All other computer SSM Display lamps	OFF	
1090	IE	Press and release ERROR RESET		
		All ERROR lamps	OFF	
1100	TRMC	Press and release START.		
1105	TRMC	Tape advances and stops.		
1110	TRMC	Tape Address	02774	
			DCO-64-941	

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 6)

INTERNATIONAL BUSINESS MACHINES--				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1120	IE	SSMSC and HOPC1	ON	
1130	MLDD	Computer SYL0, ISX and DSX	ON	
1140	IE	Press and release ERROR RESET		
1150	IE	All error lamps	OFF	
1160	TRMC	Press and release START		
1165	TRMC	Tape advances and stops.		
1170	TRMC	Tape Address	02775	
1180	IE	SSMDR and HOPC1	ON	
1190	IE	All other error lamps	OFF	
1200	IE	Press and release ERROR RESET		
1210	IE	All ERROR lamps	OFF	
1220	TRMC	Press and release START		
1225	TRMC	Tape advances and stops.		
1230	TRMC	Tape Address	02776	
1240	IE	SSMSC and HOPC1	ON	
1250	MLDD	Computer SYL0, ISX and DSX	ON	
1260	IE	Press and release ERROR RESET		
1270	IE	All ERROR lamps	OFF	
1280	TRMC	Press and release START		
1285	TRMC	Tape advances and stops		
1290	TRMC	Tape Address	02777	
1300	IE	LADR	ON	
1310	IE	Press and release ERROR RESET		
1320	IE	All ERROR lamps	OFF	
1330	TRMC	Press and release 1. 1 lamp	ON	
1340	TRMC	Press and release START		
1345	TRMC	Tape advances and stops.		
1350	TRMC	Tape Address	03000	
1360	IE	ALL lamp	ON	
1370	TRMC	Press and release START		
1375	TRMC	Tape advances and stops.		
1380	TRMC	Tape Address	03001	
1390	IE	CH2 = 1, CH3 = 0 lamp	ON	
1400	TRMC	Press and release START		
1405	TRMC	Tape advances and stops.		
1410	TRMC	Tape Address	03002	
1420	IE	CH1 = 0, CH3 = 1 lamp	ON	
1430	TRMC	Press and release START		
1435	TRMC	Tape advances and stops.		
1440	TRMC	Tape Address	03003	

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF	PAGES	NUMBER	
X																			40		A- 64-385-9414

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 7)

**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** LVDC MANUAL EXERCISER

**UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1450	IE	CH1 = 1, CH3 = 0 lamp	ON	
1460	TRMC	Press and release START.		
1465	TRMC	Tape advances and stops.		
1470	TRMC	Tape Address	03004	
1480	IE	CH1 = 1, CH2 = 0 lamp	ON	
1490	TRMC	Press and release START.		
1495	TRMC	Tape advances and stops.		
1500	TRMC	Tape Address	03005	
1510	IE	CH1 = 0, CH2 = 1	ON	
1520	TRMC	Press and release START.		
1525	TRMC	Tape advances and stops.		
1530	TRMC	Tape Address	03006	
1540	IE	CH2 = 0, CH3 = 1 lamp	ON	
1550	TRMC	Press and release START.		
1555	TRMC	Tape advances and stops.		
1560	TRMC	Tape Address	03007	
1570	IE	CH2 = 1, CH3 = 0 lamp	ON	
1580	TRMC	Press and release START		
1585	TRMC	Tape advances and stops		
1590	TRMC	Tape Address	03010	
1600	IE	ALL lamp	ON	
1610	TRMC	Press and release START.		
1615	TRMC	Tape advances and stops.		
1620	TRMC	Tape Address	03011	
1630	IE	RSE	ON	
1640	IE	A3 $\overline{G5}$	ON	
1650	IE	Press and release ERROR RESET		
1660	IE	All ERROR lamps	OFF	
1670	TRMC	Press and release START.		
1675	TRMC	Tape advances and stops.		
1680	TRMC	Tape Address	03012	
1690	IE	BSE	ON	
1700	IE	A2 $\overline{G5}$	ON	
1710	IE	Press and release ERROR RESET		
1720	IE	All ERROR lamps	OFF	
1730	TRMC	Press and release START		
1735	TRMC	Tape advances and stops.		
1740	TRMC	Tape Address	03013	
1750	IE	BSE	ON	
1760	IE	A1 $\overline{G5}$	ON	

DCO-64-241

<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE</b>	<b>OF</b>	<b>PAGES</b>	<b>NUMBER</b>
																		41			A-64-385-9414

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 8)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1770	IE	Press and release ERROR RESET		
1780	IE	All ERROR LAMPS	OFF	
1790	TRMC	Press and release the 1 lamp	OFF	
1800	TRMC	Press and release START.		
1805	TRMC	Tape advances and stops.		
1810	TRMC	Tape Address	03016	
1820	IE	SE2	ON	
1830	TRMC	Press and release AUTO/MANUAL	Manual ON	
1840	TRMC	Press and release MANUAL ADVANCE TAPE.		
1845	TRMC	Tape advances and stops.		
1850	TRMC	Tape Address	03017	
1860	TRMC	Press and release MANUAL ADVANCE TAPE		
1865	TRMC	Tape advances and stops.		
1866	TRMC	Tape Address	03020	
1867	TRMC	Press and release MANUAL ADVANCE TAPE		
1868	TRMC	Tape advances and stops		
1870	TRMC	Tape Address	03021	
1880	TRMC	Press and release FORWARD/ REVERSE		
1890	TRMC	Press and release MANUAL ADVANCE TAPE		
1900	TRMC	Tape goes in reverse and stops		
1910	TRMC	Tape Address	03023	
1920	TRMC	Press and release MANUAL ADVANCE TAPE		
1930	TRMC	Tape goes in reverse and stops		
1940	TRMC	Tape Address	03024	
1950	TRMC	Press and release FORWARD/ REVERSE	Forward ON	
1960	TRMC	Press and release MANUAL ADVANCE TAPE		
1970	TRMC	Tape advances and stops.		
1980	TRMC	Tape Address	03026	
1990	TRMC	Press and release MANUAL ADVANCE TAPE		
2000	TRMC	Tape Address	03027	
2010	IE	Press and release ERROR RESET		
2020	IE	ERROR lamp	OFF	
			DCO-64-941	

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 9)



INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2030	TRMC	Press and release AUTO/MANUAL	Auto ON	
2040	TRMC	Press and release START		
2045	TRMC	Tape advances and stops		
			DCO-64-941	
A B C D E F G H I J K L M N O P Q R		PAGE OF PAGES	NUMBER	
X		42a	A- 64-385-9414	

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 10)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME:		LVDC MANUAL EXERCISER	UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2050	TRMC	Tape Address	03032	
2060	IE	Various A1 and A2 Voter errors	ON	
2070	IE	All A3 voter errors	OFF	
2080	IE	Press and release ERROR RESET		
2090	IE	All error lamps	OFF	
2100	TRMC	Press and release START		
2110	TRMC	Tape advances and stops		
2120	TRMC	Tape Address	03034	
2130	IE	Various A2 and A3 Voter errors	ON	
2140	IE	All A1 voter errors	OFF	
2150	IE	Press and release ERROR RESET		
2160	IE	All errors	OFF	
2170	TRMC	Press and release START		
2180	TRMC	Tape advances and stops		
2190	TRMC	Tape Address	03036	
2200	IE	Various A1 and A3 Voter errors	ON	
2210	IE	All A2 voter errors	OFF	
2220	IE	Press and release ERROR RESET		
2230	IE	All error lamps	OFF	
2240	TRMC	Press and release START		
2250	TRMC	Tape advances and stops		
2260	TRMC	Tape Address	03040	
2270	TRMC	INV ERR	ON	
2280	IE	AOC	ON	
2290	IE	Press and release ERROR RESET		
2300	IE	Error lamp	OFF	
2310	TRMC	Press and release START		
2320	TRMC	Tape advances and stops		
2330	TRMC	Tape Address	03041	
2340	IE	All error lamps	OFF	
2350	TRMC	Press and release AUTO/MANUAL	Manual ON	

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 11)

**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** LVDC MANUAL EXERCISER **UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2360	TRMC	Press and release ADV CTR/SEL ADR		
2365	TRMC	SEL ADR	ON	
2370	TRMC	Press and release ADR2		
2380	TRMC	ADR 2 and ADR 6 lamps	OFF	
2390	TRMC	Press and release AUTO/MANUAL		
2400	TRMC	AUTO lamp	ON	
2410	MLDD	Press and release ERROR OVER RIDE	ON	
2420	TRMC	Press and release START		
2430	TRMC	Tape runs through automatic tests and stops in approximately 6 seconds		
2440	TRMC	Tape Address	03564	
2450	IE	SERIAL lamp	ON	
2460	IE	Press and release OP/TP		
2470	IE	OP lamp	ON	
2480	IE	Press and release ERROR RESET		
2490	IE	All ERROR lamps	OFF	
2500	TRMC	Press and release START		
2510	TRMC	Tape runs through automatic tests and stops in approximately 1.5 sec		
2520	TRMC	Tape Address	03770	
2530	IE	SERIAL lamp	ON	
2540	MLDD	Press and release ERROR OVER RIDE	OFF	
2550	IE	Press and release OP/TP		
2560	IE	TP lamp	ON	
2570	IE	Press and release ERROR RESET		
2580	IE	All ERROR Lamps	OFF	
2590	TRMC	Press and release VERIFY ONLY	ON	
2600	TRMC	Press and release START		
2610	TRMC	Tape runs to end and rewinds if no errors exist. Tape stops in approximately 24 seconds.		
2620	TRMC	Tape Address	06465	
2630	TRMC	Press and release START nine times. On the ninth operation the tape completes rewinding and stops.		
2640	TRMC	Tape Address	10033	

DCO-64-941

<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE OF PAGES</b>	<b>NUMBER</b>
X																		41	A- 64-385-9414

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 12)

INTERNATIONAL BUSINESS MACHINES-												
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000									
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA								
2650	TRMC	Press and release FORWARD/REVERSE										
2660	TRMC	FORWARD lamp	ON									
2670	TRMC	Press and release AUTO/MANUAL										
2680	TRMC	MANUAL lamp	ON									
2690	TRMC	Press and release MANUAL ADVANCE TAPE										
2700	TRMC	Tape advances and stops										
2710	TRMC	Press and hold MANUAL ADVANCE TAPE										
2720	TRMC	Tape advances and stops										
2730	TRMC	Release, then press and release MANUAL ADVANCE TAPE										
2740	TRMC	Tape advances and stops										
2750	MLDD	Press and hold IS 4										
2760	TRMC	Press and release MANUAL ADVANCE TAPE										
2770	TRMC	Tape does not advance										
2780	IE	TRCP lamp	ON									
2790	MLDD	Release IS 4										
2800	IE	TRCP lamp	OFF									
2810	TRMC	Press and release AUTO/MANUAL										
2820	TRMC	AUTO lamp	ON									
2825	TRMC	Press and release VERIFY ONLY										
2826	TRMC	VERIFY ONLY lamp	OFF									
NOTE		Timed steps follow										
2830	TRMC	Press and hold START (see 2870)										
2840	TRMC	Tape advances										
2850	TRMC	Press and release STOP (within 5 sec)										
2860	TRMC	Tape stops										
2870	TRMC	Verify START and STOP lamps were off while tape was running and came on when tape stopped.	OFF/ON									
2880	TRMC	Release START										
2881	TRMC	Press and release FORWARD/REVERSE										
2882	TRMC	REVERSE lamp	ON									
2883	TRMC	Press and release START										
2884	TRMC	Tape runs in reverse and stops										
2885	TRMC	Press and release FORWARD/REVERSE										
			DCO-64-941									
A B C D E F G H I J K L M N O P Q R										PAGE OF	PAGES	NUMBER
X										45		A-64-385-9414

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 13)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2890	TRMC	Press and release START		
2900	TRMC	Tape advances		
2910	TRMC	Press and release stop (within 10 sec of 2890)		
2920	TRMC	Tape stops		
2930	TRMC	START and STOP lamps	ON	
2940	TRMC	Press and release FORWARD/ REVERSE		
2950	TRMC	REVERSE lamp	ON	
			DCO-64-941	
<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>
<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>
<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>
<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE OF PAGES</b>	<b>NUMBER</b>
X			45a	A- 64-385-9414

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 14)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2960	TRMC	Press and release START		
2970	TRMC	Tape rewinds		
2980	TRMC	Press and release STOP (within 5 sec		
2990	TRMC	Tape stops of 2960)		
3000	TRMC	START and STOP lamps	ON	
3010	TRMC	Press and release ML/DD		
3020	TRMC	ML and DD	OFF	
3030	TRMC	Press and release START		
3040	TRMC	Tape does not advance		
3050	TRMC	Press and release ML/DD		
3060	TRMC	ML lamp	ON	
3070	TRMC	Press and release START		
3080	TRMC	Tape rewinds and stops		
3090	TRMC	Press and release FORWARD/ REVERSE		
3100	TRMC	FORWARD lamp	ON	
			DCO-64-941	
A B C D E F G H I J K L M N O P Q R		PAGE OF PAGES	NUMBER	
X		46	A-64-385-9414	

Figure 7-9. Automatic Self-Check and Tape Reader Controls Check (Sheet 15)

INTERNATIONAL BUSINESS MACHINES-																						
UNIT NAME:		LVDC MANUAL EXERCISER		UNIT NO. 6902000																		
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA																		
NOTE		All lamps used for indications during this check are located in the ERRORS section of the IE Panel.																				
05	MLDD	Press and release COMMAND DISPLAY RESET																				
06	MLDD	Press and release COMPUTER DISPLAY RESET																				
10	IE	Turn CLOCK rotary switch to position No. 7																				
20	MLDD	Press and release ADDRESS COMPTR																				
30	IE	A1 BO lamp	ON																			
40	IE	Press and release ERROR RESET																				
50	IE	A1 BO lamps	OFF																			
60	IE	Turn CLOCK rotary switch to position No. 8																				
70	MLDD	Press and release ADDRESS COMPTR																				
80	IE	A1 BO lamp	ON																			
90	IE	Press and release ERROR RESET																				
100	IE	A1 BO lamp	OFF																			
110	IE	Turn CLOCK rotary switch to position No. 9																				
120	MLDD	Press and release ADDRESS COMPTR																				
130	IE	A2 BO lamp	ON																			
140	IE	Press and release ERROR RESET																				
150	IE	A2 BO lamp	OFF																			
160	IE	Turn CLOCK rotary switch to position No. 10																				
170	MLDD	Press and release ADDRESS COMPTR																				
180	IE	A2 BO lamp	ON																			
190	IE	Press and release ERROR RESET																				
200	IE	A2 BO lamp	OFF																			
210	IE	Turn CLOCK rotary switch to position No. 11																				
220	MLDD	Press and release ADDRESS COMPTR																				
			DCO-64-941																			
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER	
X																		48			A-	64-385-9414

Figure 7-10. LVDCME Self-Check Timing Checks (Sheet 1 of 7)

INTERNATIONAL BUSINESS MACHINES-						
UNIT NAME: LVDC MANUAL EXERCISER					UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA		
230	IE	A3 BO lamp	ON			
240	IE	Press and release ERROR RESET				
250	IE	A3 BO lamp	OFF			
260	IE	Turn CLOCK rotary switch to position No. 12				
DCO-64-941						
A	B	C	D	E	F	G
H	I	J	K	L	M	N
O	P	Q	R	PAGE	OF	PAGES
X				48a		NUMBER
						A-64-385-9414

Figure 7-10. LVDCME Self-Check Timing Checks (Sheet 2)



INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
270	MLDD	Press and release ADDRESS COMPTR		
280	IE	A3 $\overline{B0}$ lamp	ON	
290	IE	Press and release ERROR RESET		
300	IE	A3 $\overline{B0}$ lamp	OFF	
310	IE	Turn PHASE rotary switch to position A		
320	IE	Turn CLOCK Rotary switch to position 5		
330	MLDD	Press and release ADDRESS COMPTR		
340	IE	TIMING CLOCK lamp	ON	
350	IE	Press and release ERROR RESET		
360	IE	TIMING CLOCK lamp	OFF	
370	IE	Turn PHASE rotary switch to position B		
380	MLDD	Press and release ADDRESS COMPTR		
390	IE	TIMING CLOCK lamp	ON	
400	IE	Press and release ERROR RESET		
410	IE	TIMING CLOCK lamp	OFF	
420	IE	Turn PHASE rotary switch to position C		
430	MLDD	Press and release ADDRESS COMPTR		
440	IE	TIMING CLOCK lamp	ON	
450	IE	Press and release ERROR RESET		
460	IE	TIMING CLOCK lamp	OFF	
470	IE	Turn PHASE rotary switch to position 4		
480	MLDD	Press and release ADDRESS COMPTR		
490	IE	TIMING CLOCK lamp	ON	
500	IE	Press and release ERROR RESET		
510	IE	TIMING CLOCK lamp	OFF	
520	IE	Turn PHASE rotary switch to position 5		
530	MLDD	Press and release ADDRESS COMPTR		
540	IE	TIMING C LOCK lamp	ON	

Figure 7-10. LVDCME Self-Check Timing Checks (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
550	IE	Press and release ERROR RESET		
560	IE	TIMING CLOCK lamp	OFF	
570	IE	Turn PHASE rotary switch to position 6		
580	MLDD	Press and release ADDRESS COMPTR		
590	IE	TIMING CLOCK lamp	ON	
600	IE	Press and release ERROR RESET		
610	IE	TIMING CLOCK lamp	OFF	
620	IE	Turn PHASE rotary switch to position 7		
630	MLDD	Press and release ADDRESS COMPTR		
640	IE	TIMING CLOCK lamp	ON	
650	IE	Press and release ERROR RESET		
660	IE	TIMING CLOCK lamp	OFF	
670	IE	Turn PHASE rotary switch to position 8		
680	MLDD	Press and release ADDRESS COMPTR		
690	IE	TIMING CLOCK lamp	ON	
700	IE	Press and release ERROR RESET		
710	IE	TIMING CLOCK lamp	OFF	
720	IE	Turn PHASE rotary switch to position 9		
730	MLDD	Press and release ADDRESS COMPTR		
740	IE	TIMING CLOCK lamp	ON	
750	IE	Press and release ERROR RESET		
760	IE	TIMING CLOCK lamp	OFF	
770	IE	Turn PHASE rotary switch to position 10		
780	MLDD	Press and release ADDRESS COMPTR		
790	IE	TIMING CLOCK lamp	ON	
800	IE	Press and release ERROR RESET		
810	IE	TIMING CLOCK lamp	OFF	
820	IE	Turn PHASE rotary switch to position 11		
830	MLDD	Press and release ADDRESS COMPTR		

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF PAGES	NUMBER	
X																			50	A-64-385-9414

Figure 7-10. LVDCME Self-Check Timing Checks (Sheet 4)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
840	IE	TIMING CLOCK lamp	ON	
850	IE	Press and release ERROR RESET		
860	IE	TIMING CLOCK lamp	OFF	
870	IE	Turn PHASE rotary switch to position 12		
880	MLDD	Press and release ADDRESS COMPTR		
890	IE	TIMING CLOCK lamp	ON	
900	IE	Press and release ERROR RESET		
910	IE	TIMING CLOCK lamp	OFF	
920	IE	Turn PHASE rotary switch (ccw.) to position A		
930	IE	Turn CLOCK rotary switch to position 6		
940	MLDD	Press and release ADDRESS COMPTR		
950	IE	TIMING CLOCK lamp	ON	
960	IE	Press and release ERROR RESET		
970	IE	TIMING CLOCK lamp	OFF	
980	IE	Turn PHASE rotary switch to position B		
990	MLDD	Press and release ADDRESS COMPTR		
1000	IE	TIMING CLOCK lamp	ON	
1010	IE	Press and release ERROR RESET		
1020	IE	TIMING CLOCK lamp	OFF	
1030	IE	Turn PHASE rotary switch to position C		
1040	MLDD	Press and release ADDRESS COMPTR		
1050	IE	TIMING CLOCK lamp	ON	
1060	IE	Press and release ERROR RESET		
1070	IE	TIMING CLOCK lamp	OFF	
1080	IE	Turn PHASE rotary switch to position 4		
1090	MLDD	Press and release ADDRESS COMPTR		
1100	IE	TIMING CLOCK lamp	ON	
1110	IE	Press and release ERROR RESET		
1120	IE	TIMING CLOCK lamp	OFF	
1130	IE	Turn PHASE rotary switch to position 5		

Figure 7-10. LVDCME Self-Check Timing Checks (Sheet 5)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1140	MLDD	Press and release ADDRESS COMPTR		
1150	IE	TIMING CLOCK lamp	ON	
1160	IE	Press and release ERROR RESET		
1170	IE	TIMING CLOCK lamp	OFF	
1180	IE	Turn PHASE rotary switch to position 6		
1190	MLDD	Press and release ADDRESS COMPTR		
1200	IE	TIMING CLOCK lamp	ON	
1210	IE	Press and release ERROR RESET		
1220	IE	TIMING CLOCK lamp	OFF	
1230	IE	Turn PHASE rotary switch to position 7		
1240	MLDD	Press and release ADDRESS COMPTR		
1250	IE	TIMING CLOCK lamp	ON	
1260	IE	Press and release ERROR RESET		
1270	IE	TIMING CLOCK lamp	OFF	
1280	IE	Turn PHASE rotary switch to position 8		
1290	MLDD	Press and release ADDRESS COMPTR		
1300	IE	TIMING CLOCK lamp	ON	
1310	IE	Press and release ERROR RESET		
1320	IE	TIMING CLOCK lamp	OFF	
1330	IE	Turn PHASE rotary switch to position 9		
1340	MLDD	Press and release ADDRESS COMPTR		
1350	IE	TIMING CLOCK lamp	ON	
1360	IE	Press and release ERROR RESET		
1370	IE	TIMING CLOCK lamp	OFF	
1380	IE	Turn PHASE rotary switch to position 10		
1390	MLDD	Press and release ADDRESS COMPTR		
1400	IE	TIMING CLOCK lamp	ON	

Figure 7-10. LVDCME Self-Check Timing Checks (Sheet 6)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1410	IE	Press and release ERROR RESET	OFF	
1420	IE	TIMING CLOCK lamp		
1430	IE	Turn PHASE rotary switch to position 11		
1440	MLDD	Press and release ADDRESS COMPTR	ON	
1450	IE	TIMING CLOCK lamp		
1460	IE	Press and release ERROR RESET		
1470	IE	TIMING CLOCK lamp	OFF	
1480	IE	Turn PHASE rotary switch to position 12		
1490	MLDD	Press and release ADDRESS COMPTR		
1500	IE	TIMING CLOCK lamp	ON	
1510	IE	Turn CLOCK rotary switch (ccw) to NONE		
1520	IE	Turn PHASE rotary switch to NONE		
1530	IE	Press and release ERROR RESET	OFF	
1540	IE	TIMING CLOCK lamp		

Figure 7-10. LVDCME Self-Check Timing Checks (Sheet 7)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	MLDD	Press and release MEMORY CLOCK EARLY		
20	MLDD	EARLY lamp	ON	
30	MLDD	NORMAL and LATE lamps	OFF	
40	TRMC	Using a digital voltmeter or a John Fluke Model 803B, measure and record voltage between TP 32 and GND.	Less than -1.5 VDC	
50	TRMC	Measure and record voltage between TP 33 and GND	Less than -1.5 VDC	
60	MLDD	Press and release MEMORY CLOCK LATE		
70	MLDD	LATE lamp	ON	
80	MLDD	EARLY and NORMAL lamps	OFF	
90	TRMC	Measure and record voltage between TP 32 and GND	5.0 to 6.2 VDC	
100	TRMC	Measure and record voltage between TP 33 and GND	5.0 to 6.2 VDC	
110	MLDD	Press and release MEMORY CLOCK NORMAL		
120	MLDD	NORMAL lamp	ON	
130	MLDD	EARLY and LATE lamps	OFF	
140	TRMC	Measure and record voltage between TP 32 and GND	Less than -1.5 VDC	
150	TRMC	Measure and record voltage between TP 33 and GND	5.0 to 6.2 VDC	

DCO-64-941

Figure 7-11. Memory Timing Checks

**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** LVDC MANUAL EXERCISER

**UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	IE	Turn PHASE rotary switch (CCW) to position 15.		
20	PC	COMP TEMP NORMAL lamp	OFF	
30	PC	COMP TEMP HIGH lamp	ON	
40	PC	COMP TEMP ARRAY lamp	ON	
50	PC	COMP POWER SEQ ON lamp	OFF	
60	PC	COMP POWER SEQ OFF lamp (DELAYED)	ON	
70	IE	Turn PHASE Rotary switch (CW) to NONE position		
80	PC	COMP TEMP NORMAL lamp	ON	
90	PC	COMP TEMP HIGH lamp	OFF	
100	PC	Press and release COMP POWER SEQ ON		
110	PC	COMP POWER SEQ ON lamp	Remains OFF	
115	PC	COMP POWER SEQ OFF lamp	Remains ON	
120	IE	Press and release ERROR RESET		
130	PC	COMP TEMP ARRAY lamp	OFF	
140	PC	Press and release COMP POWER SEQ ON		
145	PC	COMP POWER SEQ OFF lamp	OFF	
150	PC	COMP POWER SEQ ON lamp (delayed)	ON	
160	IE	Turn PHASE rotary switch (CW) to position 14		
165	PC	COMP TEMP NORMAL lamp	OFF	
170	PC	COMP TEMP PAGE lamp	ON	
180	PC	COMP TEMP HIGH lamp	ON	
190	PC	COMP POWER SEQ ON lamp	OFF	
200	PC	COMP POWER SEQ OFF lamp (delayed)	ON	
210	IE	Turn PHASE rotary switch (CCW) to NONE position		
220	PC	COMP TEMP NORMAL lamp	ON	
230	PC	COMP TEMP HIGH lamp	OFF	
240	PC	Press and release COMP POWER SEQ ON		
250	PC	COMP POWER SEQ ON lamp	Remains OFF	
255	PC	COMP POWER SEQ OFF lamp	Remains ON	

Figure 7-12. Computer Temperature Sensing Checks (Sheet 1 of 2)

INTERNATIONAL BUSINESS MACHINES-						
UNIT NAME: LVDC MANUAL EXERCISER				UNIT NO. 6902000		
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA		
260	IE	Press and release ERROR RESET				
270	PC	COMP TEMP PAGE lamp	OFF			
280	PC	Press and release COMP POWER SEQ ON				
285	PC	COMP POWER SEQ OFF lamp	OFF			
290	PC	COMP POWER SEQ ON lamp (delayed)	ON			
200	IE	Press and release ERROR RESET				
310	IE	All ERROR lamps	OFF			

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF PAGES	NUMBER
X																		58	A- 64-385-2414

Figure 7-12. Computer Temperature Sensing Checks (Sheet 2)



**INTERNATIONAL BUSINESS MACHINES--**

**UNIT NAME:** LVDC MANUAL EXERCISER **UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
05	IE	MANUAL HALT lamp (press and release COMPTR HALT/MANUAL HALT if OFF)	ON	
10	IE	CHANNEL lamp (press and release CHANNEL/MODULE if ON)	OFF	
15	IE	MODULE lamp	ON	
20	IE	MODULE 1 through 7 CH2=1, CH3=0 lamps	ON	
30	IE	Press and release MODULE 1 through 7 CHANNEL 2 lamps		
40	IE	MODULE 1 through 7 CHANNEL 1 lamps	OFF	
50	IE	MODULE 1 through 7 CHANNEL 2 CH1=0, CH3=1 lamps	ON	
60	IE	Press and release MODULE 1 through 7 CHANNEL 3 lamps		
70	IE	MODULE 1 through 7 CHANNEL 3 CH1=0, CH2=1 lamps	ON	
80	IE	MODULE 1 through 7 CHANNEL 2 lamps	OFF	
90	IE	Press and release MODULE 1 through 7 CHANNEL 1 lamps		
100	IE	MODULE 1 through 7 CHANNEL 1 CH 2 = 0, CH 3 = 1 lamps	ON	
110	IE	MODULE 1 through 7 CHANNEL 3 lamps	OFF	
120	IE	Press and release MODULE 1 through 7 CHANNEL 2 lamps		
130	IE	MODULE 1 through 7 CHANNEL 2 CH 1 = 1, CH 3 = 0 lamps	ON	
140	IE	MODULE 1 through 7 CHANNEL 1 lamps	OFF	
150	IE	Press and release MODULE 1 through 7 CHANNEL 3 lamps		
160	IE	MODULE 1 through 7 CHANNEL 3 CH 1 = 1, CH2 = 0 lamps	ON	
170	IE	MODULE 1 through 7 CHANNEL 2 lamps	OFF	

Figure 7-13. Channel-Module Switching Checks (Sheet 1 of 10)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
180	IE	Turn CLOCK rotary switch (cw) to position 14		
190	IE	ILLEGAL PATH lamp	ON	
200	IE	Turn CLOCK rotary switch (ccw) to NONE		
210	IE	ILLEGAL PATH lamp	OFF	
220	IE	Press and release CHANNEL/MODULE		
230	IE	CHANNEL lamp/MODULE lamp	ON/OFF	
240	IE	CH1 - CH2 = 1, CH3 = 0 lamp	ON	
250	IE	MODULE 1 through 7 CHANNEL 1 CH 2 = 1, CH 3 = 0 lamps	ON	
260	IE	MODULE 1 through 7 CHANNEL 3 CH 1 = 1, CH 2 = 0 lamps	OFF	
270	MLDD	CHANNEL 1 lamps	ON	
280	02A03	Measure and record voltage (using a digital voltmeter or equivalent) between TP37 and TP (GND)	5.920 to 6.015 VDC	
290	02A03	Measure and record voltage between TP17 and TP55 (GND)	11.945 to 12.02 VDC	
300	02A03	Using a Simpson voltohmmeter, or equivalent, verify 6 VDC (Ref) between the following test points and GND TP 34, 37, 40, 43, 46, 49 and 52	6V (Ref)	
310	02A03	Verify 0.0 VDC at the following test points to GND TP 15, 18, 21, 24, 27, 30, 33, 35, 36, 38, 39, 41, 42, 44, 45, 47, 48, 50, 51, 53 and 54	0 V (Ref)	
320	02A03	Using X1 scale verify continuity between the test points in step 310 to GND	Verify	
330	IE	Press and release CH2		
340	IE	CH2 - CH1 = 0, CH3 = 1 lamp	ON	
350	IE	CH1 - CH2 = 1, CH3 = 0 lamp	OFF	
360	IE	MODULE 1 through 7 CHANNEL 1 lamps	OFF	
370	IE	MODULE 1 through 7 CHANNEL 2 CH1 = 0, CH3 = 1 lamps	ON	
380	MLDD	CHANNEL 2 lamp	ON	

DCO-64-941

Figure 7-13. Channel-Module Switching Checks (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
390	02A03	Verify 0 VDC at the following test points to GND TP 13, 16, 19, 22, 25, 28, 31, 34, 37, 40, 43, 46, 49, 52	0 V (Ref)	
400	02A03	Verify continuity between the test points in step 390 and GND	Verify	
410	IE	Press and release CH3		
420	IE	CH3 - CH1 = 0, CH2 = 1 lamp	ON	
430	IE	CH2 - CH1 = 0, CH3 = 1 lamp	OFF	
440	IE	MODULE 1 through 7, CHANNEL 3 CH1 = 0, CH2 = 1 lamps	ON	
450	IE	MODULE 1 through 7 CHANNEL 2 lamps	OFF	
460	MLDD	CHANNEL 3 lamp	ON	
470	MLDD	CHANNEL 2 lamp	OFF	
480	IE	Press and release CH3		
490	IE	CH3 - CH1 = 1, CH2 = 0 lamp	ON	
500	IE	CH3 - CH1 = 0, CH2 = 1 lamp	OFF	
510	IE	MODULE 1 through 7, CHANNEL 3 CH1 = 1, CH2 = 0 lamp	ON	
515	IE	CH1 = 0, CH2 = 1 lamp	OFF	
520	02A03	Verify 0 VDC at the following test points to GND, TP 14, 17, 20, 23, 26, 29, 32, 34, 37, 40, 43, 46, 49, 52	0 V (Ref)	
530	02A03	Verify continuity between the test points in step 520 and GND	Verify	
540	IE	Press and release ALL		
550	IE	CH3 - CH1 = 1, CH2 = 0 lamp	OFF	
560	IE	MODULE 1 through 7, CHANNEL 3 lamps	OFF	
570	MLDD	CHANNEL 3 lamp	OFF	
575	MLDD	CHANNEL ALL lamp	ON	
580	02A03	Verify 6 VDC (Ref) at the following test points to GND. Test Pts. 34 through 54	6 V (Ref)	
590	02A03	Verify 12 VDC (Ref) at the following test points to GND Test points 13 through 33	12 V (Ref)	
600	IE	Turn CLOCK rotary switch (CCW) to position 15		
610	IE	ILLEGAL PATH lamp	ON	
620	IE	Turn CLOCK rotary switch (CW) to NONE		

Figure 7-13. Channel-Module Switching Checks (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-																						
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000																			
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA																		
630	IE	ILLEGAL PATH lamp	OFF																			
640	IE	Press and release CH2																				
650	IE	CH2 - CH1 = 1, CH3 = 0 lamp	ON																			
655	IE	ALL lamp	OFF																			
660	IE	MODULE 1 through 7 CHANNEL 2 CH1 = 1, CH3 = 0 lamp	ON																			
670	MLDD	CHANNEL 2 lamp	ON																			
675	MLDD	CHANNEL ALL lamp	OFF																			
680	IE	Press and release LAMP TEST																				
690	IE	All lamps	ON																			
NOTE		ERROR RESET, RESET and PIO REPEAT do not contain lamps																				
695	MLDD	All CHANNEL lamps	ON																			
700	IE	Press and release LAMP TEST																				
710	IE	All lamps not previously ON	OFF																			
720	IE	Press and release CH1																				
730	IE	CH1 - CH2 = 0, CH3 = 1 lamp	ON																			
740	IE	CH2 - CH1 = 1, CH3 = 0 lamp	OFF																			
750	IE	MODULE 1 through 7, CHANNEL 1 CH2 = 0, CH3 = 1 lamps	ON																			
760	IE	MODULE 1 through 7, CHANNEL 2 lamps	OFF																			
770	MLDD	CHANNEL 1 lamp	ON																			
775	MLDD	CHANNEL ALL lamp	OFF																			
776	TRMC	Press and release ADR 3																				
777	TRMC	ADR 3 lamp/ADR6 lamp	ON/OFF																			
778	TRMC	Press and release ADR 3																				
779	TRMC	ADR 3 lamp	OFF																			
780	TRMC	Press and release ADR 5																				
790	TRMC	ADR 5 lamp	ON																			
800	MLDD	Press and release DATA 9/9																				
810	MLDD	COMMAND 9 lamp	ON																			
820	MLDD	Press and release ADDRESS COMPT																				
830	MLDD	CHANNEL ALL lamp	ON																			
840	IE	ALL lamp	ON																			
850	IE	MODULE 1 through 7 CHANNEL 1 lamps	OFF																			
860	MLDD	Press and release DATA 9/9 and 18/18																				
			DCO-64-941																			
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER	
X																		63			A-	64-385-9414

Figure 7-13. Channel-Module Switching Checks (Sheet 4)

INTERNATIONAL BUSINESS MACHINES-																				
UNIT NAME: LVDC MANUAL EXERCISER							UNIT NO. 6902000													
STEP	PANEL	OPERATION					NORMAL INDICATION	DATA												
870	MLDD	COMMAND 9 lamp					OFF													
875	MLDD	COMMAND 18 lamp					ON													
880	MLDD	Press and release ADDRESS COMPTR																		
							DCO-64-941													
<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE OF</b>	<b>PAGES</b>	<b>NUMBER</b>
X																		63a		A- 64-385-9414

Figure 7-13. Channel-Module Switching Checks (Sheet 5)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
890	MLDD	CHANNEL 1 lamp	ON	
895	MLDD	ALL lamp	OFF	
900	IE	CH1 - CH2 = 1, CH3 = 0 lamp	ON	
910	IE	MODULE 1 through 7, CHANNEL 1 CH2 = 1, CH3 = 0 lamps	ON	
915	IE	CHANNEL ALL lamp	OFF	
920	MLDD	Press and release DATA 18/18 and 9/9		
930	MLDD	COMMAND 18 lamp	OFF	
935	MLDD	COMMAND 9 lamp	ON	
940	MLDD	Press and release ADDRESS COMPT		
950	MLDD	CHANNEL ALL lamp	ON	
955	MLDD	CHANNEL 1 lamp	OFF	
960	IE	ALL lamp	ON	
970	IE	MODULE 1 through 7 CHANNEL 1 lamps	OFF	
980	MLDD	Press and release DATA 9/9 and 19/19		
990	MLDD	COMMAND 9 lamp	OFF	
995	MLDD	COMMAND 19 lamp	ON	
1000	MLDD	Press and release ADDRESS COMPT		
1010	MLDD	CHANNEL 1 lamp	ON	
1015	MLDD	CHANNEL ALL Lamp	OFF	
1020	IE	CH1 - CH2 = 1, CH3 = 0 lamp	ON	
1030	IE	MODULE 1 through 7, CHANNEL 1 CH2 = 1, CH3 = 0 lamps	ON	
1035	IE	CHANNEL ALL lamp	OFF	
1040	MLDD	Press and release ADDRESS COMPT		
1050	MLDD	CHANNEL 2 lamp	ON	
1055	MLDD	CHANNEL 1 lamp	OFF	
1060	IE	CH2 - CH1 = 0, CH3 = 1 lamp	ON	
1070	IE	MODULE 1 through 7, CHANNEL 2 CH1 = 0, CH3 = 1 lamps	ON	
1080	IE	MODULE 1 through 7, CHANNEL 1 lamps	OFF	
1085	IE	CHANNEL 1 lamp	OFF	
1090	MLDD	Press and release DATA 19/19 and 18/18		
1100	MLDD	COMMAND 19 lamp	OFF	
1105	MLDD	COMMAND 18 lamp	ON	

Figure 7-13. Channel-Module Switching Checks (Sheet 6)

**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** LVDC MANUAL EXERCISER

**UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1110	MLDD	Press and release Address Computer		
1120	MLDD	CHANNEL 1 lamp	ON	
1125	MLDD	CHANNEL 2 lamp	OFF	
1130	IE	CH1 - CH2 = 1, CH3 = 0 lamp	ON	
1135	IE	CHANNEL 2 lamps	OFF	
1140	IE	MODULE 1 through 7, CHANNEL 1 CH2 = 1, CH3 = 0 lamps	ON	
1145	IE	MODULE 1 through 7, CHANNEL 2 lamps	OFF	
1150	MLDD	Press and release DATA 18/18 and 9/9		
1160	MLDD	COMMAND 18 lamp	OFF	
1165	MLDD	COMMAND 9 lamp	ON	
1170	MLDD	Press and release ADDRESS COMPT		
1180	MLDD	CHANNEL ALL lamp	ON	
1190	IE	ALL lamp	ON	
1193	IE	CH1 lamps	OFF	
1195	IE	MODULE 1 through 7, CHANNEL 1 lamps	OFF	
1197	MLDD	CHANNEL 1 lamp	OFF	
1200	MLDD	Press and release DATA 9/9 and 21/21		
1210	MLDD	COMMAND 9 lamp	OFF	
1215	MLDD	COMMAND 21 lamp	ON	
1220	MLDD	Press and release ADDRESS COMPT		
1225	MLDD	CHANNEL ALL lamp	OFF	
1230	MLDD	CHANNEL 1 lamp	ON	
1240	IE	CH1 - CH2 = 1, CH3 = 0 lamp	ON	
1245	IE	CHANNEL ALL lamp	OFF	
1246	IE	MODULE 1 through 7, CHANNEL 1 CH2 = 1, CH3 = 0 lamps	ON	
1250	MLDD	Press and release ADDRESS COMPT		
1260	MLDD	CHANNEL 3 lamp	ON	
1265	MLDD	CHANNEL 1 lamp	OFF	
1270	IE	CH3 - CH1 = 1, CH2 = 0 lamp	ON	
1275	IE	MODULE 1 through 7, CHANNEL 3 CH1 = 1, CH2 = 0 lamps	ON	
1277	IE	MODULE 1 through 7, CHANNEL 1 lamps	OFF	
1280	MLDD	Press and release DATA 21/21 and 9/9		
1290	MLDD	COMMAND 21 lamp	OFF	

<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE</b>	<b>OF</b>	<b>PAGES</b>	<b>NUMBER</b>
X																		65			A- 64-385-9414

Figure 7-13. Channel-Module Switching Checks (Sheet 7)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1295	MLDD	COMMAND 9 lamp	ON	
1300	MLDD	Press and release ADDRESS COMPTER		
1310	MLDD	CHANNEL ALL lamp	ON	
1315	MLDD	CH3 lamp	OFF	
1320	IE	ALL lamp	ON	
1325	IE	MODULE 1 through 7, CHANNEL 3 lamps	OFF	
1330	MLDD	Press and release DATA 9/9 and 17/17		
1340	MLDD	COMMAND 9 lamp	OFF	
1345	MLDD	COMMAND 17 lamp	ON	
1350	MLDD	Press and release ADDRESS COMPTER		
1360	MLDD	CHANNEL 1 lamp	ON	
1365	MLDD	CHANNEL ALL lamp	OFF	
1370	IE	CH1 - CH2 = 1, CH3 = 0 lamp MODULE 1 through 7, CHANNEL 1 CH2 = 1, CH3 = 0 lamps	ON	
1375	IE	CH ALL lamp	OFF	
1380	MLDD	Press and release ADDRESS COMPTER		
1390	IE	CH1 - CH2 = 0, CH3 = 1 lamp	ON	
1393	IE	CH1 - CH2 = 1, CH3 = 0 lamp	OFF	
1395	IE	MODULE 1 through 7, CHANNEL 1 CH2 = 0, CH3 = 1 lamps	ON	
1400	MLDD	Press and release DATA 17/17 and 9/9		
1410	MLDD	COMMAND 17 lamp	OFF	
1415	MLDD	COMMAND 9 lamp	ON	
1420	MLDD	Press and release ADDRESS COMPTER		
1430	MLDD	CHANNEL ALL lamp	ON	
1440	IE	ALL lamp	ON	
1445	IE	MODULE 1 through 7, CHANNEL 1 lamps	OFF	
1448	IE	CH1 - CH2 = 0, CH3 = 1 lamp	OFF	
1450	MLDD	Press and release DATA 9/9 and 20/20		
1460	MLDD	COMMAND 9 lamp	OFF	
1465	MLDD	COMMAND 20 lamp	ON	
1470	MLDD	Press and release ADDRESS COMPTER		
1475	MLDD	CHANNEL ALL lamp	OFF	
1480	MLDD	CHANNEL 1 lamp	ON	

Figure 7-13. Channel-Module Switching Checks (Sheet 8)



**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** LVDC MANUAL EXERCISER **UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1490	IE	CH1 - CH2 = 1, CH3 = 0 lamp	ON	
1495	IE	MODULE 1 through 7, CHANNEL 1 CH2 = 1, CH3 = 0 lamps	ON	
1500	MLDD	Press and release ADDRESS COMPTR		
1510	MLDD	CHANNEL 2 lamp	ON	
1515	MLDD	CHANNEL 1 lamp	OFF	
1520	IE	CH2 - CH1 = 1, CH3 = 0 lamp	ON	
1523	IE	CH1 - CH2 = 1, CH3 = 0 lamp	OFF	
1525	IE	MODULE 1 through 7, CHANNEL 2 CH1 = 1, CH3 = 0 lamps	ON	
1530	MLDD	Press and release DATA 20/20 and 9/9		
1533	MLDD	COMMAND 20 lamp	OFF	
1536	MLDD	COMMAND 9 lamp	ON	
1540	MLDD	Press and release ADDRESS COMPTR		
1550	MLDD	CHANNEL ALL lamp	ON	
1555	MLDD	CHANNEL 2 lamp	OFF	
1560	IE	ALL lamp	ON	
1563	IE	MODULE 1 through 7, CHANNEL 2 CH1 = 1, CH3 = 0 lamps	OFF	
1566	IE	CH2 - CH1 = 1, CH3 = 0 lamp	OFF	
1570	MLDD	Press and release DATA 9/9 and 22/22		
1580	MLDD	COMMAND 9 lamp	OFF	
1585	MLDD	COMMAND 22 lamp	ON	
1590	MLDD	Press and release ADDRESS COMPTR		
1600	MLDD	CHANNEL 1 lamp	ON	
1605	MLDD	CHANNEL ALL lamp	OFF	
1610	IE	CH1 - CH2 = 1, CH3 = 0 lamp	ON	
1615	IE	ALL lamp	OFF	
1617	IE	MODULE 1 through 7, CHANNEL 1 CH2 = 1, CH3 = 0 lamps	ON	
1620	MLDD	Press and release ADDRESS COMPTR		
1630	MLDD	CHANNEL 3 lamp	ON	
1635	MLDD	CHANNEL 1 lamp	OFF	
1640	IE	CH3 - CH1 = 0, CH2 = 1 lamp	ON	
1645	IE	CH1 - CH2 = 1, CH3 = 0 lamp	OFF	
1647	IE	MODULE 1 through 7, CHANNEL 3 CH1 = 0, CH2 = 1 lamps	ON	
1650	IE	Press and release CHANNEL/ MODULE		

<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE OF PAGES</b>	<b>NUMBER</b>
X																		67	A- 64-385-9414

Figure 7-13. Channel-Module Switching Checks (Sheet 9)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1660	IE	MODULE lamp	ON	
1665	IE	CHANNEL lamp	OFF	
1670	IE	CH3 - CH1 = 0, CH2 = 1 lamp	OFF	
1674	IE	MODULE 1 through 7, CHANNEL 1 CH2 = 1, CH3 = 0 lamps	ON	
1676	MLDD	CHANNEL 3 lamp	OFF	
1680	IE	Press and release LAMP TEST		
1690	IE	CHANNEL lamp	ON	
1700	IE	Press and release LAMP TEST		
1710	IE	CHANNEL lamp	OFF	
1720	IE	Press and release MODULE 1 through 7, CHANNEL 3 lamps		
1730	IE	MODULE 1 through 7, CHANNEL 3 CH1 = 1, CH2 = 0 lamps	ON	
1740	PC	Press and release COMP POWER SEQ OFF		
1750	PC	COMP POWER SEQ ON lamp	OFF	
1760	PC	COMP POWER SEQ OFF lamp (delayed)	ON	
1770	PC	Press and release ACME POWER SEQ OFF		
1780	PC	ACME POWER SEQ ON lamp	OFF	
1790	IE	MODULE 1 through 7, CHANNEL 3 CH1 = 1, CH2 = 0 lamps	OFF	
1800	IE	MODULE 1 through 7, CHANNEL 1 CH2 = 1, CH3 = 0 lamps	ON	
1810	PC	ACME POWER SEQ OFF lamp	ON	
1820	PC	Press and release ACME POWER SEQ ON		
1825	PC	ACME POWER SEQ OFF lamp	OFF	
1830	PC	ACME POWER SEQ ON lamp	ON	
1840	PC	Press and release COMP POWER SEQ ON		
1845	PC	COMP POWER SEQ OFF lamp	OFF	
1850	PC	COMP POWER SEQ ON lamp	ON	
1860	IE	Press and release ERROR RESET		
1870	IE	Press and release COMPTR HALT/ MANUAL HALT		
1880	IE	COMPTR HALT lamp MANUAL HALT lamp	ON OFF	

Figure 7-13. Channel-Module Switching Checks (Sheet 10)

**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** LVDC MANUAL EXERCISER **UNIT NO.** 6902000.

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	TRMC	Press and release MEMORY SIM		
20	TRMC	MEMORY SIM lamp	ON	
30	TRMC	Tape Address Counter	Counting	
40	IE	INTC lamp (If ON perform 41 through 46).		
41	IE	Press and release MANUAL HALT		
42	IE	MANUAL HALT and COMPUTER HALT lamps	ON	
43	IE	INTC lamp	OFF	
44	IE	Press and release MANUAL/ COMPUTER HALT		
45	IE	MANUAL and COMPUTER HALT lamps	OFF	
46	IE	COMPUTER ALARM lamp	ON	
50	MLDD	Press and release A2 and A3		
60	MLDD	COMMAND and COMPUTER A2 and A3 lamps	ON	
70	TRMC	Place Spare Probe (SP2) in TP 28		
80	IE	Turn PHASE switch to C		
90	IE	Turn BIT GATE switch to 6		
100	IE	Turn CLOCK switch to W		
110	MLDD	Turn DISPLAY SELECT switch to SP2		
120	MLDD	Press and release COMPUTER CONTROL ON/OFF		
130	MLDD	ON, ADVANCE and CST lamps	ON	
140	MLDD	Data 22, 23, 24, 25, and OP2 lamps	ON	
150	TRMC	Tape Address counter 2 <sup>1</sup> and 2 <sup>2</sup> lamp	ON	
NOTE		When Tape Address counter lamps are referenced, lamps 2 <sup>8</sup> through 2 <sup>12</sup> may be either ON or OFF. Therefore only lamps 2 <sup>0</sup> through 2 <sup>7</sup> will be verified.		
160	IE	I/O Reg. No. 1 lamps 4, 5, 6, 7, 8, 9, 18, 19, 20, 21, 22, and 23	ON	
170	MLDD	Press and release ADVANCE/CST		
180	MLDD	ADVANCE lamp	ON	
190	MLDD	DATA COMPUTER 22, 23, 24, 25, lamps	ON	
200	MLDD	OP2 and OP4 Computer lamps	ON	
210	MLDD	COMPUTER A1, A2 and A3 lamps	ON	
220	IE	I/O Reg. No. 1 lamps 9, 10, 23 and 24	ON	
230	TRMC	Tape Address 2 <sup>0</sup> , 2 <sup>1</sup> , and 2 <sup>2</sup> lamps	ON	

DCO-64-941

<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE OF PAGES</b>	<b>NUMBER</b>
X																		70	A- 64-385-9414

Figure 7-14. Single Step Checks (Sheet 1 of 25)

INTERNATIONAL BUSINESS MACHINES-																																												
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000																																									
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA																																								
240	MLDD	Press and release PAST/PRESENT																																										
250	MLDD	PAST lamp	ON																																									
251	MLDD	PRESENT lamp	OFF																																									
255	IE	I/O Reg. No. 1 lamps 9, 10, 23 and 24	ON																																									
256	MLDD	All Data Computer lamps	OFF																																									
260	MLDD	ADVANCE lamp	OFF																																									
265	TRMC	TAPE ADDRESS 2 <sup>0</sup> , 2 <sup>1</sup> and 2 <sup>2</sup>	ON																																									
			DCO-64-941																																									
<table border="1"> <tr> <td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td><td>G</td><td>H</td><td>I</td><td>J</td><td>K</td><td>L</td><td>M</td><td>N</td><td>O</td><td>P</td><td>Q</td><td>R</td> <td>PAGE OF PAGES</td> <td>NUMBER</td> </tr> <tr> <td>X</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> <td>70a</td> <td>A-64-385-9414</td> </tr> </table>					A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF PAGES	NUMBER	X																		70a	A-64-385-9414
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF PAGES	NUMBER																									
X																		70a	A-64-385-9414																									

Figure 7-14. Single Step Checks (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
270	MLDD	COMPUTER A1, A2 and A3 lamps	OFF	
275	MLDD	COMMAND A2 and A3 lamps	ON	
280	MLDD	Press and release ADVANCE/CST		
290	MLDD			
	IE and TRMC	All lamps	No Change	
300	MLDD	Press and release PAST/PRESENT		
310	MLDD	PRESENT lamp	ON	
320	MLDD	ADVANCE lamp	ON	
325	MLDD	PAST Lamp	OFF	
330	MLDD	Press and release A5, 0A8 and 0A9		
340	MLDD	COMMAND A5, 0A8 and 0A9 lamps	ON	
350	MLDD	Press and release ADVANCE/CST		
360	IE	I/O Reg. No. 1 lamps 4, 7, 9, 11, 18, 21, 23, 25	ON	
370	IE	ADDRESS A8 and A9 lamps	ON	
380	MLDD	COMPUTER OP2, OP3, 0A8 and 0A9 lamps	ON	
381	MLDD	COMMAND A2, A3, A5, 0A8, 0A9 lamps	ON	
390	MLDD	COMPUTER A2, A3, A5, and A8 lamp	ON	
391	MLDD	ON, ADVANCE, CST lamps	ON	
400	TRMC	Tape Address 2 <sup>1</sup> , 2 <sup>2</sup> , 2 <sup>4</sup> , and 2 <sup>7</sup> lamps	ON	
410	MLDD	Press and release ADVANCE/CST		
420	MLDD	Computer A1, A2, A3, A5, A8, 0A8, 0A9, OP2, OP3, and OP4	ON	
430	MLDD	All DATA COMPUTER lamps	ON	
431	IE	A8 and A9 lamps	ON	
432	IE	I/O Reg. No. 1 lamps 4, 7, 9, 11, 18, 21, 23, and 25	ON	
433	TRMC	Tape Address 2 <sup>3</sup> , 2 <sup>4</sup> and 2 <sup>7</sup>	ON	
440	MLDD	Press and release ADVANCE/CST		
450	MLDD	DATA COMPUTER 22, 23, 24, and 25 lamps	ON	
460	MLDD	COMPUTER 0A8, 0A9, OP1, OP2, OP4, A1, A4, A5, A8 and DS2 lamps	ON	
470	MLDD	COMMAND 0A8, 0A9, A2, A3 and A5 lamps	ON	
471	MLDD	ON/ADV and CST	ON	

Figure 7-14. Single Step Checks (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME:		LVDC MANUAL EXERCISER		UNIT NO. 6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
480	IE	ADDRESS A8 and A9 lamp	ON	
490	IE	I/O Reg. No. 1 lamps 4, 7, 9, 11, 18 21, 23 and 25	ON	
500	TRMC	Tape Address 2 <sup>0</sup> , 2 <sup>3</sup> , 2 <sup>4</sup> , and 2 <sup>7</sup> lamp	ON	
510	MLDD	Press and release (4 times) ADVANCE/CST		
520	MLDD	COMPUTER 0A8, 0A9, OP1, OP2, OP3, A2, A3, A4, A5, A8	ON	
521	MLDD	COMMAND A2, A3, A5, 0A8, and 0A9 lamps	ON	
522	MLDD	Computer Data Bits 22, 23, 24, and 25 lamps	ON	
523	MLDD	ADV - ON - CST lamps	ON	
530	IE	I/O Reg. No. 1 lamps 4, 7, 8, 9, 11, 18, 21, 22, 23, and 25	ON	
531	IE	A8 and A9 lamps	ON	
540	TRMC	Tape Address 2 <sup>1</sup> , 2 <sup>2</sup> , 2 <sup>3</sup> , 2 <sup>4</sup> and 2 <sup>7</sup> lamps	ON	
550	MLDD	Press and release 0A8, 0A9, A3 A5 and A6		
560	MLDD	COMMAND 0A8, 0A9, A3, A5 lamps	OFF	
570	MLDD	COMMAND A6	ON	
580	MLDD	Press and release ADVANCE/CST		
590	MLDD	All DATA COMPUTER lamps	ON	
600	MLDD	COMPUTER and COMMAND A2 and A6 lamps	ON	
601	MLDD	ON- ADV - CST lamp	ON	
610	IE	I/O Reg. No. 1 lamps 7, 8, 9, 21, 22 and 23	ON	
620	TRMC	Tape Address 2 <sup>0</sup> , 2 <sup>1</sup> and 2 <sup>5</sup> lamps	ON	
630	MLDD	Press and release A2, A3, A6 and 0A9		
640	MLDD	COMMAND A2 and A6 lamps	OFF	
650	MLDD	COMMAND A3 and 0A9 lamps	ON	
670	MLDD	Press and release ADVANCE/CST		
680	MLDD	ADVANCE and CST lamps	OFF	
681	MLDD	ON lamp	ON	
690	TRMC	Tape Address Counter	Counting	
700	MLDD	Press and release 0A9		
710	MLDD	COMMAND 0A9 lamp	OFF	

DCO-64-941

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF PAGES	NUMBER
X																		72	A- 64-385-9414

Figure 7-14. Single Step Checks (Sheet 4)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
730	TRMC	Tape Address 2 <sup>0</sup> and 2 <sup>2</sup> lamp	ON	
740	MLDD	ADVANCE and CST lamps	ON	
750	MLDD	All DATA COMPUTER lamps	ON	
760	MLDD	COMPUTER A3 lamp	ON	
761	MLDD	COMMAND A3 lamp	ON	
770	IE	I/O Reg. No. 1 lamps 4, 5, 6, 7, 8, 9, 18, 19, 20, 21, 22 and 23	ON	
780	MLDD	Press and release 0A1 and 0A4		
790	MLDD	COMMAND 0A1 and 0A4 lamps	ON	
800	MLDD	Press and release DATA/INS		
810	MLDD	DATA lamp	ON	
811	MLDD	INS lamp	OFF	
820	MLDD	Press and release ADVANCE/CST		
830	MLDD	DATA COMPUTER lamps 22, 23, 24, and 25	ON	
840	MLDD	COMPUTER 0A1, 0A4, OP2, A2 and A3 lamps	ON	
841	MLDD	COMMAND 0A1, 0A4, A3 lamps	ON	
842	IE	I/O Reg. No. 1 4, 5, 6, 7, 8, 9, 18, 19, 20, 21, 22, 23 lamps	ON	
850	TRMC	Tape Address 2 <sup>1</sup> and 2 <sup>2</sup> lamps	ON	
860	MLDD	Press and release A4		
870	MLDD	COMMAND A4 lamp	ON	
880	MLDD	Press and release ADVANCE/CST		
890	MLDD	COMPUTER 0A1, 0A4, OP2, OP4, A1, A2 and A3 lamps	ON	
891	MLDD	COMMAND 0A1, 0A4, A3, and A4 lamps	ON	
892	MLDD	Computer Data Bits 22, 23, 24, and 25 lamps	ON	
900	IE	ADDRESS A1 and A4 lamps and I/O Reg. No. 1 lamps 9, 10, 23, and 24	ON	
910	TRMC	Tape Address 2 <sup>0</sup> , 2 <sup>1</sup> and 2 <sup>2</sup> lamps	ON	
920	MLDD	Press and release DATA/INS		
930	MLDD	INS lamp	ON	
940	MLDD	DATA lamp	OFF	
950	MLDD	Press and release 0A1 and 0A4		
960	MLDD	COMMAND 0A1 and 0A4 lamps	OFF	
970	MLDD	Press and release 0A2		
980	MLDD	COMMAND 0A2 lamp	ON	

Figure 7-14. Single Step Checks (Sheet 5)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
990	MLDD	Press and release ADVANCE/CST		
1000	MLDD	COMPUTER A1, 0A2, OP1 and OP 3 lamps	ON	
1001	MLDD	COMMAND 0A2, A3 and A4 lamps	ON	
1002	MLDD	Computer Data Bits 22, 23, 24, 25	ON	
1003	MLDD	ON - CST - ADV Lamps	ON	
1004	IE	I/O Reg. No. 1 lamps 9, 10, 23 and 24	ON	
1005	IE	A1 and A4 lamps	ON	
1010	TRMC	Tape Address 2 <sup>3</sup> lamp	ON	
1020	MLDD	Press and release A3, A4 and 0A2		
1030	MLDD	COMMAND A3, A4 and 0A2 lamps	OFF	
1040	TRMC	Press and release ADR5		
1050	TRMC	ADR5 lamp	ON	
1060	MLDD	Press and release DS3		
1070	MLDD	COMMAND DS3 lamp	ON	
1080	MLDD	Press and release ADDRESS COMPT		
1090	MLDD	All DATA COMPUTER lamps	ON	
1100	MLDD	ADVANCE and CST lamps	OFF	
1101	MLDD	ON lamp	ON	
1110	IE	INTC lamp	ON	
1120	TRMC	Tape Address counter	Counting	
1130	MLDD	Press and release DS3 and DS4		
1140	MLDD	COMMAND DS3 lamp	OFF	
1141	MLDD	COMMAND DS4 lamp	ON	
1150	MLDD	Press and release ADDRESS COMPT		
1160	MLDD	ADVANCE and CST lamps	ON	
1161	MLDD	ON lamp	ON	
1162	MLDD	ALL Data Computer lamps	ON	
1170	IE	INTC lamp	OFF	
1180	TRMC	Tape Address 2 <sup>0</sup> lamp	ON	
1190	IE	I/O Reg. No. 1 lamps 4, 5, 6, 7, 8, 9, 18, 19, 20, 21, 22 and 23	ON	
1200	MLDD	Press and release DS4		
1210	MLDD	COMMAND DS4 lamp	OFF	
1220	MLDD	Press and release SINGLE STEP		
		ON/OFF		
1230	MLDD	ON, ADVANCE and CST lamps	OFF	

DCO-64-941

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF	PAGES	NUMBER
X																		74		A-64-385-9414

Figure 7-14. Single Step Checks (Sheet 6)



INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1231	MLDD	OFF lamp	ON	
1240	TRMC	Tape Address Counter	Counting	
1250	MLDD	Press and release STOP		
1260	MLDD	ON, ADVANCE and CST lamps	ON	
NOTE		Some Instruction Address and OP lamps will be ON at this time. The Computer Tape Address counter will conform to the COMPUTER lamps in the Instruction Address Register.		
1270	MLDD	Press and release ON/OFF		
1280	MLDD	ON, ADVANCE and CST lamps	OFF	
1281	MLDD	OFF lamp	ON	
1290	TRMC	Tape Address counter	Counting	
1300	MLDD	Press and release ON/OFF		
1310	MLDD	ON, ADVANCE and CST lamps	ON	
1311	MLDD	OFF lamp	OFF	
1312	MLDD	ALL Computer Data Bits	ON	
1313	IE	I/O Reg. No. 1 lamps 4, 5, 6, 7, 8, 9, 18, 19, 20, 21, 22, 23	ON	
1320	TRMC	Tape Address 2 <sup>0</sup> lamp	ON	
1330	MLDD	Press and release (4 times) ADVANCE/CST		
1340	MLDD	COMPUTER A1, A2, A3, OP2 and OP4 lamps	ON	
1341	MLDD	Computer Data Bits 22, 23, 24, 25	ON	
1342	IE	I/O Reg. No. 1 lamps 9, 10, 23, and 24	ON	
1343	TRMC	Tape Address Counter 2 <sup>0</sup> , 2 <sup>1</sup> and 2 <sup>2</sup>	ON	
1350	MLDD	Press and release DS 3 and 0A9		
1360	MLDD	COMMAND DS3 and 0A9 lamps	ON	
1370	MLDD	Press and release ADVANCE/CST		
1380	MLDD	DATA COMPUTER lamps 22, 23, 24 and 25	ON	
1390	MLDD	COMPUTER A4, 0A9, OP1 and OP3 lamps	ON	
1391	MLDD	COMMAND DS3, 0A9 lamps	ON	
1392	MLDD	Computer Data lamps 22, 23, 24, 25	ON	
1400	IE	INTC lamp	ON	
1401	IE	I/O Reg. No. 1 lamps 9, 10, 23 and 24	ON	

Figure 7-14. Single Step Checks (Sheet 7)

INTERNATIONAL BUSINESS MACHINES-																						
UNIT NAME:										UNIT NO.												
No Data on this page																						
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER	
X																		76			A-	64-385-9414

Figure 7-14. Single Step Checks (Sheet 8)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1402	TRMC	2 <sup>0</sup> and 2 <sup>3</sup> lamps	ON	
1405	MLDD	Press and release 0A9		
1406	MLDD	COMMAND 0A9 lamp	OFF	
1410	MLDD	Press and release DS3 and DS4		
1420	MLDD	COMMAND DS3 lamp	OFF	
1430	MLDD	COMMAND DS4 lamp	ON	
1440	MLDD	Press and release ADDRESS COMPT		
1450	IE	INTC lamp	OFF	
1460	MLDD	Press and release DS4		
1470	MLDD	COMMAND DS4 lamp	OFF	
1480	PC	Press and release COMPUTER POWER SEQ OFF		
1490	PC	COMPUTER POWER SEQ ON lamp	OFF	
1495	MLDD	ON, ADVANCE and CST lamps	OFF	
1496	IE	Some ERROR lamps may light		
1497	MLDD	OFF lamp	ON	
1500	PC	COMPUTER POWER SEQ OFF lamp (delayed)	ON	
1510	PC	Press and release COMP POWER SEQ ON		
1520	PC	COMP POWER SEQ OFF lamp	OFF	
1530	PC	COMP POWER SEQ ON lamp	ON	
1540	IE	Press and release ERROR RESET		
1541	IE	ALL ERROR lamps OFF with the exception of Computer Alarm which may be ON or OFF		
1550	TRMC	Press and release FREE RUN SS		
1560	TRMC	FREE RUN SS lamp	ON	
1561	TRMC	MEMORY SIM lamp	OFF	
1562	TRMC	ML lamp	ON	
1563	IE	Computer HLT lamp	ON	
1570	TRMC	Press and release MEMORY SIM		
1580	TRMC	MEMORY SIM lamp	ON	
1590	TRMC	ML lamp	OFF	
1600	TRMC	Tape Address Counter	Counting	
1610	IE	Press and release OP/TP		
1620	IE	TP lamp	OFF	
1630	IE	OP lamp	ON	
1640	IE	RESET PIOR lamp	Flashing	
1650	IE	COMPTR HALT lamp	Flashing	
1660	MLDD	CST lamp	Flashing	

Figure 7-14. Single Step Checks (Sheet 9)

INTERNATIONAL BUSINESS MACHINES-									
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000						
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA					
1670	TRMC	Press and release FREE RUN SS							
1680	TRMC	FREE RUN SS lamp	OFF						
1690	IE	RESET PIOR lamp	ON						
1700	IE	COMPTR HALT lamp	OFF						
1710	MLDD	CST lamp	ON						
1711	TRMC	Tape Address Counter	Stopped						
1720	IE	Press and release OP/TP							
1730	IE	OP lamp	OFF						
1740	IE	TP lamp	ON						
1750	IE	Press and release RESET PIOR							
1760	IE	RESET PIOR lamp	OFF						
1770	MLDD	CST lamp	OFF						
1780	TRMC	Tape Address Counter	Counting						
1785	MLDD	Press and release COMMAND DISPLAY RESET							
1790	MLDD	Press and release ON/OFF							
1800	MLDD	ON, ADVANCE and CST lamps	ON						
1801	MLDD	ALL Computer Data Bits	ON						
1802	IE	I/O Reg. No. 1 lamps 4, 5, 6, 7, 8, 9, 18, 19, 20, 21, 22, and 23	ON						
1810	TRMC	Tape ADDRESS 2 <sup>0</sup> lamp	ON						
1811	TRMC	Press and release ADR 5							
1812	TRMC	ADR 5 lamp	OFF						
1820	MLDD	Press and release A2 and A3 lamps							
1830	MLDD	COMMAND lamps A2 and A3	ON						
1840	MLDD	Press and release ADVANCE/CST							
1850	MLDD	COMPUTER OP2, A2 and A3 lamps	ON						
1851	MLDD	COMMAND A2 and A3 lamps	ON						
1852	MLDD	Computer Data Bits 22, 23, 24 and 25	ON						
1853	MLDD	ON, ADVANCE and CST lamps	ON						
1854	IE	I/O Reg. No. 1 lamps 4, 5, 6, 7, 8, 9, 18, 19, 20, 21, 22 and 23	ON						
1855	TRMC	Address Counter 2 <sup>1</sup> , 2 <sup>2</sup> lamps	ON						
1860	IE	Press and release OP/TP							
1870	IE	TP lamp	OFF						
1880	IE	OP lamp	ON						
1890	MLDD	Press and release ADVANCE/CST							
1900	IE	RESET PIOR lamp	ON						
1901	IE	I/O Reg. No. 1 lamps 9, 10, 23 and 24	ON						
			DCO-64-941						
A B C D E F G H I J K L M N O P Q R PAGE OF PAGES NUMBER									
X									

Figure 7-14. Single Step Checks (Sheet 10)

INTERNATIONAL BUSINESS MACHINES-						
UNIT NAME: LVDC MANUAL EXERCISER				UNIT NO. 6902000		
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA		
1910	MLDD	COMPUTER A1, A2, A3, OP2 and OP4 lamps	ON			
1911	MLDD	COMMAND A2 and A3 lamps	ON			
1920	MLDD	DATA COMPUTER lamps 22, 23, 24 and 25	ON			
1921	TRMC	Address Counter 2 <sup>0</sup> , 2 <sup>1</sup> , and 2 <sup>2</sup>	ON			
1930	TRMC	Remove Spare Probe from TP28				
1940	MLDD	Press and release DATA Bit Sign				
1950	MLDD	DATA COMMAND SIGN lamp	ON			
1960	MLDD	Press and release ADDRESS COMPTR				
1970	IE	RESET PIOR lamp	OFF			
1980	MLDD	Press and release (8 times) ADVANCE/CST				
1981	MLDD	ON - ADV - CST lamps	ON			
1982	MLDD	Data Command Sign lamp	ON			
1983	MLDD	Computer A5 lamp	ON			
1984	IE	I/O Reg. No. 1 lamps 7 and 21	ON			
1990	IE	RESET PIOR lamp	ON			
1991	TRMC	Address Counter 2 <sup>0</sup> and 2 <sup>4</sup>	ON			
2000	MLDD	Press and release DATA Bits Sign and 25				
2010	MLDD	DATA COMMAND SIGN lamp	OFF			
2020	MLDD	DATA COMMAND 25 lamp	ON			
2030	TRMC	Press and release ADR 5				
2040	TRMC	ADR 5 lamp	ON			
2060	IE	RESET PIOR lamp	OFF (Dim)			
2070	MLDD	ON, ADVANCE and CST lamps	OFF			
2080	IE	COMPTR HALT lamp	ON			
2090	TRMC	Tape Address Counter	Counting			
2100	MLDD	Press and release DATA 25				
2110	MLDD	DATA COMMAND lamp 25	OFF			
2120	MLDD	Press and release DS1				
2130	MLDD	COMMAND DS1 lamp	ON			
2150	IE	COMPTR HALT lamp	OFF			

Figure 7-14. Single Step Checks (Sheet 11)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME:			UNIT NO.	
LVDC MANUAL EXERCISER			6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2160	TRMC	Tape Address Counter	Stopped	
2170	IE	RESET PIOR lamp	ON	
2180	MLDD	CST lamp	ON	
2190	PC	Press and release COMP POWER SEQ OFF		
2200	PC	COMPUTER POWER SEQ ON lamp	OFF	
2210	IE	RESET PIOR lamp	OFF	
2220	MLDD	CST lamp	OFF	
2230	TRMC	MEMORY SIM lamp	OFF	
2240	TRMC	ML lamp	ON	
2250	IE	Computer HALT lamp	ON	
2260	PC	COMP POWER SEQ OFF lamp (delayed)	ON	
2271	IE	Press and release OP/TP		
2272	IE	OP lamp	OFF	
2273	IE	TP lamp	ON	
2280	PC	Press and release COMPUTER POWER SEQ ON switch		
2290	PC	COMPUTER POWER SEQ OFF lamp	OFF	
		COMPUTER POWER SEQ ON lamp	ON	
2300	IF	Press and release ERROR RESET		
2310	TRMC	Press and release MEMORY SIM		
2320	TRMC	MEMORY SIM lamp	ON	
2330	TRMC	ML lamp	OFF	
2350	MLDD	Press and release Data Bit 23		
2360	MLDD	DATA COMMAND 23 lamp	ON	
2370	MLDD	Press and release Address Computer		
2380	MLDD	CST lamp	ON	
2390	MLDD	Press and release Data Bit 23		
2400	MLDD	DATA COMMAND 23 lamp	OFF	
2410	TRMC	Tape Address Counter	Stopped	
2420	MLDD	Press and release Data Bit 24		
2430	MLDD	DATA COMMAND Bit 24 lamp	ON	
2440	MLDD	Press and release Address Computer		
2450	MLDD	CST lamp	OFF	
2460	TRMC	Address Counter	Counting	
2470	MLDD	Press and release Data Bit 24		
2480	MLDD	DATA COMMAND bit 24 lamp	OFF	
			DCO -64-941	
PAGE OF PAGES				NUMBER
X				A- 64-385-9414

Figure 7-14. Single Step Checks (Sheet 12)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2490	MLDD	Press and release Data Bit 23		
2500	MLDD	DATA COMMAND 23 lamp	ON	
2510	MLDD	Press and release Address Computer		
2520	MLDD	CST lamp	ON	
2540	MLDD	Press and release DATA Bits 23 and 25		
2550	MLDD	DATA COMMAND 23 lamp	OFF	
	MLDD	DATA COMMAND 25 lamp	ON	
2560	MLDD	Press and release Address Computer		
2570	MLDD	CST lamp	OFF	
2580	IE	Computer HALT lamp	ON	
2590	TRMC	Address Counter	Counting	
2600	MLDD	Press and release Data Bit 25		
2610	MLDD	DATA COMMAND 25 lamp	OFF	
2640	MLDD	Press and release Address Computer		
2650	IE	Computer HALT lamp	OFF	
2660	MLDD	Press and release 0A6		
2670	MLDD	0A6 Command lamp	ON	
2680	MLDD	ON, CST and ADVANCE lamps	ON	
2690	IE	A6 lamp	ON	
2700	TRMC	Address Counter	Stopped	
2710	MLDD	Press and release 0A6		
2720	MLDD	0A6 Command lamp	OFF	
2730	MLDD	Press and release Data Bit 25		
2740	MLDD	DATA COMMAND lamp 25	ON	
2750	MLDD	Press and release Address Computer		
2760	MLDD	ON, CST and ADVANCE lamps	OFF	
2770	IE	A6 lamp	OFF	
2775	IE	Computer HALT lamp	ON	
2780	TRMC	Address Counter	Counting	
2790	MLDD	Press and release Data Bit 25		
2800	MLDD	DATA COMMAND 25 lamp	OFF	
2830	MLDD	Press and release Address Computer		

Figure 7-14. Single Step Checks (Sheet 13)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2840	IE	Computer HALT lamp	OFF	
2850	MLDD	Press and release DS1		
2860	MLDD	DS1 Command lamp	OFF	
2870	MLDD	Press and release Data Bit 23		
2880	MLDD	DATA COMMAND 23 lamp	ON	
2890	MLDD	Press and release Address Computer		
2900	MLDD	CST lamp	ON	
2910	TRMC	Tape Address Counter	Stopped	
2920	MLDD	Press and release Data Bit 23		
2930	MLDD	DATA COMMAND 23 lamp	OFF	
2940	IE	Press and release OP/TP		
2950	IE	TP lamp	OFF	
2960	IE	OP lamp	ON	
2970	MLDD	Press and release DS 3		
2975	MLDD	DS3 Command lamp	ON	
2980	MLDD	Press and release Address Computer		
2990	IE	RESET PIOR and INTC lamps	ON	
3000	MLDD	Press and release DS3		
3010	MLDD	DS3 Command lamp	OFF	
3020	MLDD	Press and release Data Bit 24		
3030	MLDD	DATA COMMAND 24 lamp	ON	
3040	MLDD	Press and release Address Computer		
3050	MLDD	Press and release Data Bit 24		
3060	MLDD	DATA COMMAND 24 lamp	OFF	
3070	MLDD	Press and release DS4		
3080	MLDD	DS4 Command lamp	ON	
3090	MLDD	Press and release Address Computer		
3100	IE	INTC lamp	OFF	
3110	MLDD	Press and release DS4		
3120	MLDD	DS4 Command lamp	OFF	
3130	IE	Press and release OP/TP		
3140	IE	OP lamp	OFF	
3150	IE	TP lamp	ON	
3160	IE	Press and release RESET PIOR		
3170	IE	RESET PIOR lamp	OFF	
3180	MLDD	CST lamp	OFF	
3190	TRMC	Address Counter	Counting	
3200	PC	Press and release COMP POWER SEQ OFF		
3210	PC	COMP POWER SEQ ON lamp	OFF	

Figure 7-14. Single Step Checks (Sheet 14)



INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
3220	PC	COMP POWER SEQ OFF lamp (delayed)	ON	
3230	PC	Press and release ACME POWER SEQ OFF		
3240	PC	ACME POWER SEQ ON lamp	OFF	
3250	PC	ACME POWER SEQ OFF lamp	ON	
3260	PC	Press and release Main Power OFF		
3270	PC	POWER ON lamp	OFF	
3280	PC	POWER OFF lamp	ON	
3290	PC	Pull Emergency Pull		
3300	PC	POWER OFF lamp	OFF	
3310	01A	Remove jumper plug from J29 and connect cable from J28 to J29		
3320	PC	Press Emergency Pull		
3330	PC	POWER OFF lamp	ON	
3340	PC	Press and release Main Power ON		
3350	PC	POWER OFF lamp	OFF	
3360	PC	POWER ON lamp	ON	
3370	PC	ACME and COMPUTER POWER SEQ OFF lamps	ON	
3380	PC	Phase A, B, C and Fan lamps	ON	
3390	PC	Press and release ACME POWER SEQ ON		
3400	PC	ACME POWER SEQ OFF lamp	OFF	
3410	PC	ACME POWER SEQ ON lamp	ON	
3420	PC	Press and release COMPUTER POWER SEQ ON		
3430	PC	COMPUTER POWER SEQ OFF lamp	OFF	
3440	PC	COMPUTER POWER SEQ ON lamp	ON	
3450	MLDD	ON lamp	ON	
3460	IE	INTC lamp	ON	
3470	TRMC	DD lamp	ON	
3480	IE	Press and release ERROR RESET		
3490	IE	ERROR lamps	OFF	
3500	TRMC	Press and release MEMORY SIM		
3510	TRMC	DD lamp	OFF	
3520	TRMC	MEMORY SIM lamp	ON	
3530	TRMC	Press and release ADR 5		
3540	TRMC	ADR 5 lamp	ON	
3540	MLDD	Press and release DS 4		
3550	MLDD	COMMAND DS4 lamp	ON	
3551	MLDD	If SINGLE lamp is ON, press and release REPEAT/SINGLE		
3552	MLDD	REPEAT lamp	ON	

Figure 7-14. Single Step Checks (Sheet 15)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
3560	MLDD	CST lamp	OFF	
3570	MLDD	Press and release Address Computer		
3580	IE	INTC lamp	OFF	
3590	MLDD	Press and release DS4		
3600	MLDD	DS4 Command lamp	OFF	
3610	MLDD	ON, ADVANCE and CST lamps	ON	
3611	TRMC	Address Counter	Stopped	
3620	MLDD	Press and release ON/OFF		
3630	MLDD	OFF lamp	ON	
3640	MLDD	ON, CST and ADVANCE lamps	OFF	
3650	TRMC	Address Counter	Counting	
3651	TRMC	Place Spare Probe in TP28		
3652	MLDD	ALL Data Computer Bits	ON	
3660	MLDD	Press and release IS3		
3670	MLDD	IS3 Command lamp	ON	
3680	MLDD	CST, ON and ADVANCE lamps	ON	
3690	TRMC	Address Counter	Stopped	
3700	MLDD	Press and release IS3		
3710	MLDD	IS3 Command lamp	OFF	
3720	MLDD	Press and release IS1		
3730	MLDD	IS1 Command lamp	ON	
3740	MLDD	ADVANCE lamp	OFF	
3750	MLDD	CST lamp (Dim)		
3760	MLDD	ALL Data Computer Bits	ON	
3780	TRMC	Address Counter	Counting	
3790	MLDD	Press and release IS 1		
3800	MLDD	IS1 Command lamp	OFF	
3810	MLDD	ON, CST and ADVANCE lamps	ON	
3820	TRMC	Address Counter	Stopped	
3821	TRMC	GND Scope to ACME		
3822	TRMC	Place Scope probe in TP 46	Approx. 0VDC	
3823	TRMC	Place Scope probe in TP 47	Approx. 0VDC	
3830	MLDD	Press and release ON/OFF		
3840	MLDD	OFF lamp	ON	
3850	MLDD	ON, CST and ADVANCE lamps	OFF	
3860	TRMC	Address Counter	Counting	
3870	MLDD	ALL Data Computer bits	ON	
3871	TRMC	Place Scope Probe in TP 46	Approx. -12VDC	
3872	TRMC	Place Scope Probe in TP 47	-12V	
3873	TRMC	Remove Scope probe and GND from TP's	DCO-64-941	

Figure 7-14. Single Step Checks (Sheet 16)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
3880 3890	MLDD MLDD	Press and release IS4 IS4 Command lamp	ON	

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF	PAGES	NUMBER
X																		84a		A- 64-385-9414

Figure 7-14. Single Step Checks (Sheet 17)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
3900	MLDD	CST lamp	ON	
4000	TRMC	Address Counter	Stopped	
4020	MLDD	Press and release IS4		
4030	MLDD	IS4 Command lamp	OFF	
4040	MLDD	CST lamp	OFF	
4050	MLDD	ALL Computer Data lamps	ON	
4060	TRMC	Address Counter	Counting	
4070	TRMC	Remove Spare Probe from TP 28		
4080	PC	Press and release COMPUTER POWER SEQ OFF		
4090	PC	COMPUTER POWER SEQ ON lamp	OFF	
4100	PC	COMPUTER POWER SEQ OFF lamp (delayed)	ON	
4110	PC	Press and release ACME POWER SEQ OFF		
4120	PC	ACME POWER SEQ ON lamp	OFF	
4130	PC	ACME POWER SEQ OFF lamp	ON	
4140	PC	Press and release POWER OFF		
4150	PC	POWER ON lamp	OFF	
4160	PC	POWER OFF lamp	ON	
4170	PC	Pull Emergency Pull		
4180	PC	POWER OFF lamp	OFF	
4190	01A	Remove cable from J28 to J29 and connect Jumper plug to J29.		
4200	PC	Push Emergency Pull switch		
4210	PC	POWER OFF lamp	ON	
4220	PC	Press and release POWER ON		
4230	PC	POWER OFF lamp	OFF	
4240	PC	POWER ON, Phase A, B, C, FAN, ACME and COMPUTER POWER OFF lamps	ON	
4250	PC	Press and release ACME POWER SEQ ON		
4260	PC	ACME POWER SEQ OFF lamp	OFF	
4270	PC	ACME POWER SEQ ON lamp	ON	
4280	PC	Press and release COMPUTER POWER SEQ ON		
4290	PC	COMPUTER POWER SEQ OFF lamp	OFF	
4300	PC	COMPUTER POWER SEQ ON lamp	ON	

Figure 7-14. Single Step Checks (Sheet 18)

INTERNATIONAL BUSINESS MACHINES-										
UNIT NAME: LVDC MANUAL EXERCISER							UNIT NO. 6902000			
STEP	PANEL	OPERATION					NORMAL INDICATION	DATA		
4310	MLD	Press and release ERROR OVER RIDE					ON			
4315	MLDD	ERROR OVER RIDE								
4320	MLDD	Press and release COMPUTER DISPLAY RESET and COMMAND DISPLAY RESET					OFF			
4325	IE	Press and release ERROR RESET								
4330	IE	All ERROR lamps					ON			
4335	TRMC	Press and release MEMORY SIM								
4340	TRMC	MEMORY SIM lamp					OFF			
4345	TRMC	ML lamp								
4350	MLDD	Turn DISPLAY SELECT switch to A13 DATA					ON			
4360	MLDD	Press and release 0A9, A2 and A3								
4370	MLDD	COMPUTER and COMMAND 0A9, COMMAND A2 and A3					ON			
4380	MLDD	Press and release Address Computer								
4390	MLDD	Press and release SYL1					ON			
4400	MLDD	Computer SYL1, OP2, A2 and A3 lamps								

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER
X																		86			A-64-385-9414

Figure 7-14. Single Step Checks (Sheet 19)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
4410	MLDD	COMMAND SYL1	ON	
4420	MLDD	COMPUTER and COMMAND SYL0	OFF	
4430	MLDD	Data Computer Bits 9, 10, 23 and 24	ON	
4440	MLDD	Press and release A3 and A4		
4450	MLDD	COMMAND A3 lamp	OFF	
4460	MLDD	COMMAND A4 lamp	ON	
4470	MLDD	Press and release SYL1		
4480	MLDD	SYL1 COMPUTER and COMMAND lamps	OFF	
4490	MLDD	SYL0 COMPUTER and COMMAND lamps	ON	
4500	MLDD	A4, OP3, and 0A) Computer lamps	ON	
4510	MLDD	A3 COMPUTER lamp	OFF	
4520	MLDD	Data computer bits 8, 9, 22, 23 lamps	ON	
4530	MLDD	Press and release A1		
4540	MLDD	COMMAND A1 lamp	ON	
4550	MLDD	Press and release SYL1		
4560	MLDD	SYL1 COMMAND and COMPUTER lamps	ON	
4570	MLDD	SYL0 COMMAND and COMPUTER lamps	OFF	
4580	MLDD	COMPUTER A1 and OP4 lamps	ON	
4590	MLDD	Data Computer 8, 9, 22 and 23 lamps	ON	
4600	MLDD	Press and release A1 and SYL1		
4610	MLDD	Computer and Command A1 and SYL1	OFF	
4620	MLDD	COMPUTER OP4	OFF	
4630	MLDD	Computer and Command SYL0	ON	
4640	MLDD	Data Computer 8, 9, 22 and 23	ON	

Figure 7-14. Single Step Checks (Sheet 20)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
4650	MLDD	Press and release A7, A2 and A1		
4660	MLDD	COMMAND and COMPUTER A7 and A1 lamps	ON	
4670	MLDD	COMMAND and COMPUTER A2 lamp	OFF	
4680	MLDD	DATA COMPUTER 5, 8, 9, 19, 22 and 23 lamps	ON	
4690	MLDD	COMPUTER OP1, OP3, and OP4 lamps	ON	
4700	MLDD	Press and release COMPUTER CONTROL ON/OFF		
4710	MLDD	OFF lamp	OFF	
4720	MLDD	ON, ADVANCE and CST lamps	ON	
4730	TRMC	Tape Address Counter	Stopped	
4740	MLDD	Press and release A2		
4750	MLDD	COMMAND A2 lamp	ON	
4760	MLDD	Press and release SYL0/1		
4770	MLDD	COMMAND SYL1 lamp	ON	
4780	MLDD	COMMAND SYL0 lamp	OFF	
4790	MLDD	Press and release ADVANCE/CST		
4800	MLDD	COMPUTER OP3, OP4, A2 and SYL1 lamps	ON	
4810	MLDD	Press and release SYL 0/1 and A2		
4820	MLDD	COMMAND SYL1 and A2 lamps	OFF	
4830	MLDD	COMMAND SYL0 lamp	ON	
4840	MLDD	Press and release ADVANCE/CST		
4850	MLDD	COMPUTER SYL1 and A2 lamps	OFF	
4860	MLDD	COMPUTER SYL0, OP1 OP3, and OP4 lamps	ON	
4870	MLDD	DATA COMPUTER 5, 8, 11, 19, 22 and 25 lamps only	ON	
4880	MLDD	Press and release 0A7 and A2		
4890	MLDD	COMMAND 0A7 and A2 lamps	ON	
4900	MLDD	Press and release ADDRESS COMPTR		
4910	MLDD	All DATA COMPUTER lamps	OFF	
4920	MLDD	Press and release ADVANCE/CST		
4930	MLDD	COMPUTER 0A7 and A2 lamps	ON	
4940	MLDD	DATA COMPUTER lamps 11 and 25	ON	
4950	MLDD	COMPUTER OP1 lamp	OFF	

Figure 7-14. Single Step Checks (Sheet 21)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
4960	MLDD	Press and release A1		
4970	MLDD	COMMAND A1 lamp	OFF	
4980	MLDD	Press and release ADVANCE/CST		
4990	MLDD	COMPUTER OP4 lamp	OFF	
5000	MLDD	DATA COMPUTER 5, 8, 10, 19, 22 and 24 lamps only	ON	
5010	MLDD	Press and release A2 and A3		
5020	MLDD	COMMAND A3 lamp	ON	
5030	MLDD	COMMAND A2 lamp	OFF	
5040	MLDD	Press and release ADVANCE/CST		
5050	MLDD	COMPUTER A3 lamp	ON	
5060	MLDD	COMPUTER A2 and OP3 lamps	OFF	
5070	MLDD	DATA COMPUTER 10 and 24 lamps only	ON	
5080	MLDD	Press and release A2 and A3		
5100	MLDD	COMMAND A2 lamp	ON	
5110	MLDD	COMMAND A3 lamp	OFF	
5120	MLDD	Press and release ADVANCE/CST		
5130	MLDD	COMPUTER OP3 and A2 lamps	ON	
5140	MLDD	COMPUTER A3 lamp	OFF	
5150	MLDD	DATA COMPUTER 5, 8, 10, 19, 22 and 24 lamps only	ON	
5160	MLDD	Press and release DATA SIGN		
5170	MLDD	DATA COMMAND SIGN lamp	ON	
5180	MLDD	Press and release ADDRESS COMPTR		
5190	MLDD	DATA COMMAND and COMPUTER SIGN lamp only	ON	
5200	MLDD	Press and release A2, A3 and SYL 0/1		
5210	MLDD	COMMAND A3 and SYL1 lamps	ON	
5220	MLDD	COMMAND A2 and SYL0 lamps	OFF	
5230	MLDD	Press and release DATA SIGN		
5240	MLDD	DATA COMMAND SIGN lamp	OFF	
5250	MLDD	Press and release ADVANCE/CST		
5260	MLDD	COMPUTER A3 and SYL1 lamps	ON	
5270	MLDD	COMPUTER A2 and OP3 lamps	OFF	
5280	MLDD	DATA COMPUTER SIGN lamp	OFF	
5290	MLDD	DATA COMPUTER 10 and 24 lamps only	ON	

Figure 7-14. Single Step Checks (Sheet 22)



INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
5300	MLDD	Press and release COMPUTER CONTROL ON/OFF		
5310	MLDD	OFF lamp	ON	
5320	MLDD	ON, ADVANCE and CST lamps	OFF	
5330	MLDD	Press and release COMMAND DISPLAY RESET		
5340	MLDD	All COMMAND and COMPUTER lamps	OFF	
5350	MLDD	Press and release A2, A3, A5 and A8		
5360	MLDD	COMMAND and COMPUTER A2, A3 A5, A8 and COMPUTER OP2 and OP3 lamps	ON	
5370	MLDD	DATA COMPUTER 4, 7, 9, 10, 18, 21 23 and 24 lamps only	ON	
5380	MLDD	Press and release COMPUTER CONTROL ON/OFF		
5390	MLDD	OFF lamp	OFF	
5400	MLDD	ON, ADVANCE and CST lamps	ON	
5410	MLDD	Press and release ADVANCE/CST		
5420	MLDD	COMPUTER A1, A2, A3, A5, A8, DS2, OP2, OP3 and OP4	ON	
5430	MLDD	DATA COMPUTER Lamps 4, 7, 9, 10, 11, 18, 21, 23, 24, and 25	ON	
5440	MLDD	Press and release ADVANCE/CST		
5450	MLDD	COMPUTER A4, A5, A8, DS2 and OP1	ON	
5460	MLDD	DATA COMPUTER 4, 7, 8, 18, 21, and 22 lamps only	ON	
5470	MLDD	Press and release PAST/PRESENT		
5480	MLDD	PRESENT and ADVANCE lamps	OFF	
5490	MLDD	PAST lamp	ON	
5500	MLDD	DATA COMPUTER 4, 8, 10, 11, 18, 22 24 and 25 lamps only	ON	
5510	MLDD	Turn WORD to T-1		
5520	MLDD	COMPUTER A1, A2, A3, A5, A8, DS2, OP2, OP3 and OP4 lamps	ON	
5530	MLDD	DATA COMPUTER 4, 7, 9, 10, 11, 18, 21, 23, 24, and 25 lamps only	ON	
5540	MLDD	Press and release PAST/PRESENT		
5550	MLDD	PAST lamp	OFF	
			DCO-64-941	
A B C D E F G H I J K L M N O P Q R			PAGE OF PAGES	NUMBER
X			90	A-64-385-9414

Figure 7-14. Single Step Checks (Sheet 23)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
5560	MLDD	PRESENT and ADVANCE lamps	ON	
5570	MLDD	DATA COMPUTER 4, 7, 8, 18, 21 and 22 lamps only	ON	
5580	MLDD	Press and release (2 times) COMPUTER CONTROL ON/OFF		
5590	MLDD	COMPUTER and COMMAND A2, A3, A5, A8 and COMPUTER OP2 and OP3 lamps	ON	
5600	MLDD	DATA COMPUTER 4, 7, 9, 10, 18, 21, 23, and 24 lamps only	ON	
5610	MLDD	Press and release 0A1, 0A2, 0A8 and 0A9		
5620	MLDD	COMMAND 0A1, 0A2, 0A8 and 0A9 lamps	ON	
5630	MLDD	Press and release ADVANCE/CST		
5640	MLDD	COMPUTER A1, A2, A3, A5, A8, DS2, 0A1, 0A2, 0A8, 0A9, OP2, OP3 and OP4 lamps	ON	
5650	MLDD	DATA COMPUTER 4, 7, 8, 18, 21 and 22 lamps only	ON	
5660	MLDD	Press and release PAST/PRESENT		
5670	MLDD	PRESENT and ADVANCE lamps	OFF	
5680	MLDD	PAST lamp	ON	
5690	MLDD	DATA COMPUTER 4, 7, 9, 10, 11, 18, 21, 23, 24 and 25 lamps only	ON	
5700	MLDD	Turn WORD to T		
5710	MLDD	COMPUTER A4, A5, A8, DS1, DS2, 0A1, 0A2, 0A8, 0A9 and OP1 lamps	ON	
5720	MLDD	DATA COMPUTER 4, 8, 10, 11, 18, 22, 24 and 25 lamps only	ON	
5730	MLDD	Press and release PAST/PRESENT		
5740	MLDD	PAST lamp	OFF	
5750	MLDD	PRESENT and ADVANCE lamps	ON	
5760	MLDD	DATA COMPUTER 4, 7, 8, 18, 21 and 22 lamps only	ON	
5770	MLDD	Press and release COMPUTER CONTROL ON/OFF		
5780	MLDD	ON, ADVANCE and CST lamps	OFF	
5790	MLDD	OFF lamp	ON	
5800	MLDD	Press and release COMMAND DISPLAY RESET		

Figure 7-14. Single Step Checks (Sheet 24)

INTERNATIONAL BUSINESS MACHINES-																																																	
UNIT NAME: LVDC MANUAL EXERCISER					UNIT NO. 6902000																																												
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA																																													
5810	TRMC	Press and release MEMORY SIM																																															
5820	TRMC	MEMORY SIM lamp	OFF																																														
5830	TRMC	ML lamp	ON																																														
<table border="1" style="width:100%; border-collapse: collapse;"> <tr> <td style="width:3.33%;">A</td><td style="width:3.33%;">B</td><td style="width:3.33%;">C</td><td style="width:3.33%;">D</td><td style="width:3.33%;">E</td><td style="width:3.33%;">F</td><td style="width:3.33%;">G</td><td style="width:3.33%;">H</td><td style="width:3.33%;">I</td><td style="width:3.33%;">J</td><td style="width:3.33%;">K</td><td style="width:3.33%;">L</td><td style="width:3.33%;">M</td><td style="width:3.33%;">N</td><td style="width:3.33%;">O</td><td style="width:3.33%;">P</td><td style="width:3.33%;">Q</td><td style="width:3.33%;">R</td> <td style="width:10%;">PAGE OF</td> <td style="width:10%;">PAGES</td> <td style="width:10%;">NUMBER</td> </tr> <tr> <td>X</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> <td>92</td> <td></td> <td>A- 64-385-9414</td> </tr> </table>							A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF	PAGES	NUMBER	X																			92		A- 64-385-9414
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF	PAGES	NUMBER																													
X																			92		A- 64-385-9414																												

Figure 7-14. Single Step Checks (Sheet 25)

INTERNATIONAL BUSINESS MACHINES--				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	IE	TP lamp (Press and release TP/OP if OFF)	ON	
20	MLDD	DISPLAY SERIAL OUT lamp (Press and release if ON)	OFF	
30	TRMC	Press and release MEMORY SIM		
40	TRMC	MEMORY SIM lamp	ON	
50	TRMC	Tape Address Counter	Counting	
60	MLDD	Press and release A5 and A6		
70	MLDD	COMMAND and COMPUTER A5 and A6 lamps	ON	
80	MLDD	Press and release SINGLE STEP ON/OFF		
90	MLDD	ON, ADVANCE and CST lamps	ON	
100	IE	I/O Reg. No. 2 lamps (Press and release if OFF)	ON	
105	IE	Press and release I/O Reg. RESET		
106	IE	All I/O Reg. No. 2 lamps	OFF	
110	IE	Press and release Bit 19		
120	IE	I/O Reg. No. 2 Bit 19 lamp	ON	
121	MLDD	Press and release DATA 12, 13 and 14		
122	MLDD	DATA, COMMAND lamps 12, 13 and 14		
123	MLDD	Press and release ERROR OVER RIDE (if OFF)		
124	MLDD	ERROR OVER RIDE lamp	ON	
125	MLDD	Press and release COMPTR DISPLAY RESET		
126	IE	Press and release ERROR RESET		
127	IE	All ERROR lamps	OFF	
130	MLDD	Press and release ADVANCE/CST (11 times)		

DCO-64-941

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF PAGES	NUMBER
X																		94	A-64-385-9414

Figure 7-15. Past History Mode Checks (Sheet 1 of 12)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
140	MLDD	PRESS and hold PAST/PRESENT		
141	MLDD	PAST LAMP	ON	
142	MLDD	RELEASE PAST/PRESENT		
143	MLDD	PAST LAMP	ON	
144	MLDD	PRESS and hold PAST/PRESENT		
145	MLDD	PAST LAMP	OFF	
146	MLDD	PRESENT LAMP	ON	
147	MLDD	RELEASE PAST/PRESENT		
148	MLDD	PRESENT LAMP	ON	
149	MLDD	PRESS AND RELEASE PAST/ PRESENT		
150	MLDD	PAST LAMP	ON	
160	MLDD	Turn Display Select to A13 Data		
170	MLDD	Turn WORD switch to T-1		
180	MLDD	DATA lamps 0, 7, 8, 9, 11, 20, 21, 22, 23, 25, and IS4, IS3, IS2, IS1, DM3, DM2, DM1, DX, OP4, OP2, A1, A3, A4, A5 and A6	ON	
190	MLDD	Turn WORD switch to T-2		
200	MLDD	DATA lamps 6, 7, 8, 9, 20, 21, 22 and 23	ON	
210	MLDD	Turn WORD switch to T-3		
220	MLDD	DATA lamps 6, 7, 8, 10, 11, 20, 21, 22, 24 and 25	ON	
230	MLDD	Turn WORD switch to T-4		
240	MLDD	DATA lamps 6, 7, 8, 10, 20, 21, 22 and 24	ON	
250	MLDD	Turn WORD switch to T-5		
260	MLDD	DATA lamps 6, 7, 8, 11, 20, 21, 22 and 25	ON	
270	MLDD	Turn WORD switch to T-6		
280	MLDD	DATA lamps 6, 7, 8, 20, 21 and 22	ON	
290	MLDD	Turn WORD switch to T-7		
300	MLDD	DATA lamps 6, 7, 9, 10, 11, 20, 21, 23, 24, and 25	ON	
310	MLDD	Turn WORD switch to T-8		
320	MLDD	DATA lamps 6, 7, 9, 10, 20, 21, 23 and 24	ON	

Figure 7-15. Past History Mode Checks (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
330	MLDD	Turn WORD switch to T-9		
340	MLDD	DATA lamps 6, 7, 9, 11, 20, 21, 23 and 25	ON	
350	MLDD	Turn WORD switch to T-10		
360	MLDD	DATA lamps 6, 7, 9, 20, 21 and 23	ON	
370	MLDD	Turn WORD switch to T-11		
380	MLDD	DATA lamps 6, 7, 10, 11, 20, 21, 24 and 25	ON	
390	MLDD	Turn WORD switch to T-12		
400	MLDD	DATA lamps 6, 7, 10, 20, 21 and 24	ON	
401	MLDD	Turn WORD switch to T-13		
402	MLDD	DATA lamps 6, 7, 8, 10, 20, 21, 22 and 24	ON	
403	MLDD	Turn WORD switch to T-14		
404	MLDD	DATA lamps 6, 7, 8, 10, 20, 21, 22 and 24	ON	
405	MLDD	Turn WORD switch to T-15		
406	MLDD	DATA lamps 6, 7, 8, 10, 20, 21, 22 and 24	ON	
410	MLDD	Turn DISPLAY SELECT to TRS		
420	MLDD	Turn WORD switch (CCW) to T		
430	MLDD	DATA lamps 6, 7, 8, 9, 10, 20, 21, 22, 23, and 24	ON	
440	MLDD	Turn WORD switch to T-1		
450	MLDD	DATA lamps 6, 7, 8, 9, 11, 20, 21, 22, 23, and 25	ON	
460	MLDD	Turn DISPLAY SELECT TO MR1		
470	MLDD	DATA lamp 19	ON	
480	MLDD	Turn DISPLAY SELECT TO MD7		
490	MLDD	DATA lamp 24	ON	
500	MLDD	Turn DISPLAY SELECT to PRO		

Figure 7-15. Past History Mode Checks (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME:		LVDC MANUAL EXERCISER		UNIT NO. 6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
520	MLDD	DATA lamps 18, 19 and 20	ON	
530	MLDD	Turn WORD switch to T-2		
540	MLDD	DATA lamps 4, 5 and 6	ON	
550	MLDD	Press and release COMPUTER CONTROL (ON/OFF)		
555	MLDD	PAST lamp	OFF	
560	MLDD	ON, ADVANCE and CST lamps	OFF	
570	MLDD	OFF lamp	ON	
580	MLDD	Press and release A1, A2, A3, A5 and A6		
590	MLDD	COMMAND A5 and A6 lamps	OFF	
600	MLDD	COMMAND A1, A2 and A3 lamps	ON	
610	MLDD	COMPUTER A1, A2 and A3 lamps	ON	
620	MLDD	Press and release COMPUTER CONTROL ON/OFF		
630	MLDD	OFF lamp	OFF	
640	MLDD	ON, ADVANCE and CST lamps	ON	
650	IE	Press and release I/O Reg. Reset		
660	IE	I/O Reg. No. 2 lamps all	OFF	
670	MLDD	Press and release DATA 12, 13 and 14		
680	MLDD	DATA COMMAND lamps all	OFF	
690	MLDD	Press and release ADVANCE/CST (3 times)		
700	MLDD	COMPUTER A4, and A2 lamps	ON	
710	MLDD	Turn DISPLAY SELECT to MD7		
730	MLDD	All DATA lamps	OFF	
740	MLDD	Turn DISPLAY SELECT to MR1		
760	MLDD	All DATA lamps	OFF	
770	MLDD	Turn DISPLAY SELECT to PRO		
790	MLDD	All DATA lamps	OFF	
800	MLDD	Press and release DATA 12, 13 and 14		
810	MLDD	DATA COMMAND lamps 12, 13 and 14	ON	
820	IE	Press and release I/O Reg. 4, 7, 10, 13, 16, 19, 22 and 25		
830	IE	I/O Reg. No. 2 lamps 4, 7, 10, 13, 16, 19, 22 and 25	ON	

Figure 7-15. Past History Mode Checks (Sheet 4)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
980	MLDD	Press and release ADVANCE/CST		
990	MLDD	Verify that lamps OP1, OP2, A2 A3 and A4 are ON If OFF, return to step 980	ON	
1000	MLDD	Press and release PAST/PRESENT		
1010	MLDD	PRESENT lamp	OFF	
1020	MLDD	PAST lamp	ON	
1030	MLDD	Turn DISPLAY SELECT to PRO		
1031	MLDD	Turn WORD to T		
1040	MLDD	DATA lamps 18, 19 and 20	ON	
1050	MLDD	Turn WORD to T-1		
1060	MLDD	DATA lamps 15, 16 and 17	ON	
1070	MLDD	Turn WORD to T-2		
1080	MLDD	DATA lamps 1, 2 and 3	ON	
1210	MLDD	Turn WORD to T		
1220	MLDD	Turn DISPLAY SELECT to MD7		
1230	MLDD	DATA lamps 7, 10, 13, 16, 19, 22 and 25	ON	
1240	MLDD	Turn WORD to T-1		
1250	MLDD	DATA lamps 1, 6, 9, 12, 15, 18, 21 and 24	ON	
1480	MLDD	Turn DISPLAY SELECT to MR1		
1490	MLDD	Turn WORD to T		
1500	MLDD	DATA lamps SIGN, 3, 6, 9, 12, 15, 18 and 21	ON	
1510	MLDD	Turn WORD to T-1		
1520	MLDD	DATA lamps SIGN, 3, 8, 11, 14, 17 20 and 23	ON	
1760	MLDD	Turn WORD to T		

Figure 7-15. Past History Mode Checks (Sheet 5)



INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1770	MLDD	Press and release PAST/PRESENT		
1780	MLDD	PAST lamp	OFF	
1790	MLDD	PRESENT lamp	ON	
1800	MLDD	Press and release (2 times) ADVANCE/CST		
1810	MLDD	A5 lamp	ON	
1820	MLDD	Press and release PAST/PRESENT		
1830	MLDD	PRESENT lamp	OFF	
1840	MLDD	PAST lamp	ON	
1850	MLDD	Turn WORD to T-1		
1860	MLDD	Turn DISPLAY SELECT to MD7		
1870	MLDD	DATA lamps 1, 6, 9, 12, 15, 18, 21 and 24	ON	
1880	MLDD	Turn DISPLAY SELECT to MR1		
1890	MLDD	DATA lamps SIGN, 3, 8, 11, 14, 17 20 and 23	ON	
1900	MLDD	Turn DISPLAY SELECT to PRO		
1910	MLDD	DATA lamps 15, 16 and 17	ON	
1920	MLDD	Turn WORD to T-8		
1930	MLDD	DATA lamps 1, 2, and 3	ON	
1940	MLDD	Turn DISPLAY SELECT to MR1		
1950	MLDD	DATA lamps 2, 5, 10, 13, 16, 19 22 and 25	ON	
1960	MLDD	Turn DISPLAY SELECT to MD7		
1970	MLDD	DATA lamps SIGN, 3, 6, 9, 12, 15, 20 and 23	ON	
1980	MLDD	Turn DISPLAY SELECT to A13 DATA		
1990	MLDD	Turn WORD to T		
2000	MLDD	Press and release PAST/PRESENT		
2010	MLDD	PAST LAMP	OFF	
2020	MLDD	PRESENT LAMP	ON	
2030	MLDD	Press ON/OFF		
2031	MLDD	OFF lamp	ON	

Figure 7-15. Past History Mode Checks (Sheet 6)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2040	MLDD	ON, ADVANCE and CST lamps	OFF	
2050	MLDD	Press and release A1, A2, A3, A4 and A5		
2060	MLDD	COMMAND and COMPUTER A5 and A4 lamps	ON	
2070	MLDD	Press and release COMPUTER CONTROL ON/OFF		
2080	MLDD	ON, ADVANCE and CST lamps	ON	
2090	MLDD	Turn DISPLAY SELECT TO MR1		
2100	MLDD	Press and release PAST/PRESENT		
2200	MLDD	PAST lamp	ON	
2300	MLDD	PRESENT lamp	OFF	
2530	MLDD	Turn WORD to T-3		
2540	MLDD	DATA lamps SIGN, 3, 6, 9, 12, 15, 18 and 21	ON	
2550	MLDD	Turn WORD to T-4		
2560	MLDD	DATA lamps 1, 4, 7, 10, 13, 16, 19, and 24	ON	
2570	MLDD	Turn WORD to T-5		
2580	MLDD	DATA lamps 2, 5, 8, 11, 14, 17, 22 and 25	ON	
2590	MLDD	Turn WORD to T-6		
2600	MLDD	DATA lamps SIGN, 3, 6, 9, 12, 15, 20 and 23	ON	
2630	MLDD	Turn DISPLAY SELECT to MD7		
2640	MLDD	DATA lamps 2, 5, 8, 11, 14, 19, 22 and 25	ON	
2650	MLDD	Turn WORD to T-7		
2660	MLDD	DATA lamps 1, 4, 7, 10, 13, 16, 21, and 24	ON	

<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE</b>	<b>OF</b>	<b>PAGES</b>	<b>NUMBER</b>
X																		100			A- 64-385-9414

Figure 7-15. Past History Mode Checks (Sheet 7)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2730	MLDD	Press and release PAST/PRESENT		
2740	MLDD	PAST lamp	OFF	
2750	MLDD	PRESENT lamp	ON	
2770	MLDD	Turn WORD to T		
2780	MLDD	Press and release (10 Times) ADVANCE / CST		
2790	MLDD	COMPUTER A2, A3 and A6 lamps	ON	
2791	MLDD	Press and release PAST/PRESENT		
2792	MLDD	PRESENT lamp	OFF	
2793	MLDD	PAST lamp	ON	
2800	MLDD	DATA lamps 7, 10, 13, 16, 19, 22 and 25	ON	
2810	MLDD	Turn DISPLAY SELECT to MR1		
2815	MLDD	Turn WORD to T-1		
2820	MLDD	DATA lamps 4, 7, 10, 13, 16, 19, 22 and 25	ON	
2830	MLDD	Turn DISPLAY SELECT to PRO		
2840	MLDD	DATA lamps 18, 19 and 20	ON	
2850	MLDD	Turn DISPLAY SELECT to A13 DATA		
2860	MLDD	Press and release COMPUTER CONTROL ON/OFF		
2870	MLDD	ON, ADVANCE and CST lamps	OFF	
2875	MLDD	PAST lamp	OFF	
2876	MLDD	PRESENT lamp	ON	
2880	MLDD	Press and release A5 and A6		
2890	MLDD	COMMAND A5 lamp	OFF	
2900	MLDD	COMMAND A4 and A6 lamps	ON	
2910	MLDD	COMPUTER A4 and A6 lamps	ON	
2930	MLDD	Turn DISPLAY SELECT to PRO		
2940	MLDD	Press and release COMPUTER CONTROL ON/OFF		
2950	MLDD	ON, ADVANCE and CST lamps	ON	
2960	MLDD	Press and release PAST/PRESENT		
2970	MLDD	PAST lamp	ON	
2980	MLDD	PRESENT lamp	OFF	
3030	MLDD	All DATA COMPUTER lamps	OFF	
3040	MLDD	Turn DISPLAY SELECT to MR1		

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF	PAGES	NUMBER	
X																			101		A-64-385-9414

Figure 7-15. Past History Mode Checks (Sheet 8)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
3050	MLDD	All DATA COMPUTER lamps	OFF	
3051	MLDD	Press and release PAST/PRESENT		
3052	MLDD	PAST lamp	OFF	
3053	MLDD	PRESENT lamp	ON	
3060	MLDD	Press and release ADVANCE/CST		
3070	MLDD	COMPUTER A1, A4 and A6 lamps	ON	
3080	MLDD	Turn DISPLAY SELECT to MD7		
3090	MLDD	All DATA COMPUTER lamps	OFF	
3100	MLDD	Turn DISPLAY SELECT to PRO		
3110	MLDD	All DATA COMPUTER lamps	OFF	
3120	MLDD	Turn DISPLAY SELECT to A13 DATA		
3130	MLDD	Turn WORD to T		
3140	MLDD	Press and release COMPUTER CONTROL ON/OFF		
3150	MLDD	ON, ADVANCE and CST lamps	OFF	
3210	MLDD	Press and release 0A9		
3211	MLDD	Press and release ERROR OVER RIDE		
3212	MLDD	ERROR OVER RIDE lamp	OFF	
3212	MLDD	COMMAND 0A9 lamp	ON	
3214	IE	COMPTR ALARM lamp	OFF	
3240	MLDD	Press and release 0A9		
3250	MLDD	COMMAND 0A9 lamp	OFF	
3260	IE	COMPTR ALARM lamp	ON	
3270	MLDD	Press and release 0A9		
3280	MLDD	COMMAND 0A9 lamp	ON	
3290	MLDD	Press and release COMPTR DISPLAY RESET		
3300	IE	Press and release ERROR RESET		
3310	IE	COMPTR ALARM lamp	OFF	
3320	MLDD	Press and release 0A1		
3330	MLDD	COMMAND 0A1 lamp	ON	
3340	IE	COMPTR ALARM lamp	ON	
3350	MLDD	Press and release 0A1		

Figure 7-15. Past History Mode Checks (Sheet 9)

**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** LVDC MANUAL EXERCISER **UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
3360	MLDD	COMMAND 0A1	OFF	
3370	MLDD	Press and release COMPTR DISPLAY RESET		
3380	IE	Press and release ERROR RESET		
3390	IE	COMPTR ALARM lamp	OFF	
3400	MLDD	Press and release 0A2		
3410	MLDD	COMMAND 0A2 lamp	ON	
3420	IE	COMPTR ALARM lamp	ON	
3430	MLDD	Press and release 0A2		
3440	MLDD	COMMAND 0A2 lamp	OFF	
3450	MLDD	Press and release COMPTR DISPLAY RESET		
3460	IE	Press and release ERROR RESET		
3470	IE	COMPTR ALARM lamp	OFF	
3480	IE	MANUAL HALT lamp (Press and release)	ON	
3490	MLDD	Press and release 0A9		
3500	MLDD	COMMAND 0A9 lamp	OFF	
3510	IE	COMPTR ALARM lamp	OFF	
3520	MLDD	Press and release DISPLAY SERIAL OUT		
3530	MLDD	DISPLAY SERIAL OUT lamp	ON	
3540	IE	COMPTR ALARM lamp	ON	
3550	MLDD	Press and release DISPLAY SERIAL OUT		
3560	MLDD	DISPLAY SERIAL OUT lamp	OFF	
3570	IE	Press and release MANUAL HALT lamp		
3571	IE	MANUAL HALT lamp	OFF	
3572	MLDD	Press and release ERROR OVER RIDE		
3573	MLDD	ERROR OVERRIDE lamp	ON	

DCO-64-941

<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE</b>	<b>OF</b>	<b>PAGES</b>	<b>NUMBER</b>
X																		103			A- 64-385-9414

Figure 7-15. Past History Mode Checks (Sheet 10)

INTERNATIONAL BUSINESS MACHINES-																					
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000																		
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA																	
3580	MLDD	Press and release COMPTR DISPLAY RESET																			
3590	IE	Press and release ERROR RESET																			
3600	IE	COMPTR ALARM lamp	OFF																		
3630	IE	Press and release I/O Reg. Reset																			
3640	IE	All I/O REG. NO. 2 lamps	OFF																		
3650	MLDD	Press and release COMMAND DISPLAY RESET																			
3660	MLDD	All DATA COMMAND lamps	OFF																		
3670	MLDD	Press and release A1, A6, IS4 and DM3																			
3680	MLDD	COMMAND and COMPUTER A1, A6, IS4 and DM3	ON																		
3690	MLDD	Press and release SINGLE STEP ON/OFF																			
3700	MLDD	ON, ADVANCE and CST lamps	ON																		
3710	MLDD	Press and release ERROR OVER RIDE																			
3720	MLDD	ERROR OVER RIDE lamp	OFF																		
3730	IE	Press and release I/O Reg. 4, 7, 10, 13, 16, 19, 22 and 25																			
3740	IE	I/O Reg. No. 2 lamps 4, 7, 10, 13, 16, 19, 22 and 25	ON																		
3750	MLDD	Press and release DATA COMMAND 12, 13 and 14																			
3760	MLDD	DATA COMMAND lamps 12, 13, 14	ON																		
3770	MLDD	Press and release A1, A2, A3, A4, IS4 and DM3																			
3780	MLDD	COMMAND IS4 and DM3 lamps	OFF																		
3790	MLDD	COMMAND lamps A2, A3, A4, and A6	ON																		
3800	MLDD	Press and release ADVANCE/CST																			
3810	MLDD	COMPUTER Address A2, A3, A4 and A6	ON																		
3820	IE	INTC and COMPUTER ALARM lamps	ON																		
3830	MLDD	ADVANCE lamp	OFF																		
3840	MLDD	Press and release 0A9																			
3850	MLDD	COMMAND 0A9	ON																		
			DCO-64-941																		
<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE OF</b>	<b>PAGES</b>	<b>NUMBER</b>	
X																			104		A-64-385-9414

Figure 7-15. Past History Mode Checks (Sheet 11)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
3860	MLDD	ADVANCE lamp	ON	
3880	MLDD	Press and release PAST/PRESENT		
3890	MLDD	PAST lamp	ON	
3900	MLDD	Turn DISPLAY SELECT to A13 DATA		
3910	MLDD	Turn WORD to T-7		
3920	MLDD	COMPUTER DATA lamps 6, 9, 10, 11, 20, 23, 24, and 25	ON	
3930	MLDD	COMPUTER Address lamps A1, A2, A3, A6, OP2, OP4	ON	
3940	MLDD	Turn DISPLAY SELECT to MD7		
3950	MLDD	COMPUTER DATA lamps 1, 4, 7, 10, 13, 18, 21, and 24	ON	
3960	MLDD	Turn DISPLAY SELECT to MR1		
3970	MLDD	COMPUTER DATA lamps 1, 6, 9, 12, 15, 18, 21, and 24	ON	
3980	MLDD	Turn DISPLAY SELECT to PRO		
3990	MLDD	COMPUTER DATA lamps 15, 16, 17	ON	
4000	MLDD	Press and release ERROR OVER RIDE		
4010	MLDD	ERROR OVER RIDE lamp	ON	
4020	MLDD	Press and release COMPTR DISPLAY RESET		
4030	IE	Press and release ERROR RESET		
4040	IE	COMPTR ALARM lamp	OFF	
4050	MLDD	Press and release COMPUTER CONTROL ON/OFF		
4060	MLDD	ON, ADVANCE and CST lamps	OFF	
4070	TRMC	Press and release MEMORY SIM		
4080	TRMC	MEMORY SIM lamp	OFF	
4090	TRMC	ML lamp	ON	
4100	MLDD	Verify that Address Counter will not step when ADVANCE/CST is depressed	Not Advance	
4110	MLDD	Press and release ERROR OVER RIDE		
4120	MLDD	ERROR OVER FIDE lamp	OFF	
4130	MLDD	Press and release COMMAND DISPLAY RE SET		
4140	IE	Press and release DATA ADAPTER INTERFACE EXERCISER-RESET		
4150	IE	All I/O Reg. No. 2 lamps	OFF	

Figure 7-15. Past History Mode Checks (Sheet 12)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME:		LVDC MANUAL EXERCISER	UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
05	IE	Press and release MANUAL HALT		
06	IE	MANUAL HALT lamp	OFF	
10	MLDD	Press and release COMPTR DISPLAY RESET and COMMAND DISPLAY RESET		
20	TRMC	Press and release MEMORY SIM		
30	TRMC	MEMORY SIM lamp	ON	
40	TRMC	ML lamp	OFF	
50	IE	COMPUTER ALARM	ON	
60	IE	INTC lamp	ON	
70	MLDD	Turn DISPLAY SELECT switch to TRS		
80	MLDD	Press and release A1 through A5		
90	MLDD	COMMAND and COMPUTER A1 through A5 lamps	ON	
100	MLDD	COMPUTER OP1, OP2, OP3, OP4 lamps	ON	
110	MLDD	DATA COMPUTER lamps 7, 8, 9, 10, 11, 21, 22, 23, 24 and 25	ON	
120	MLDD	Turn DISPLAY SELECT switch to A13 DATA		
130	MLDD	Press and release A1, A4, A5 and A6		
140	MLDD	COMMAND and COMPUTER lamps A2, A3 and A6	ON	
150	MLDD	COMPUTER lamp OP2	ON	
160	MLDD	COMPUTER DATA lamps 6, 9, 10, 20, 23 and 24	ON	
170	MLDD	Press and release A2, A3, A4, A5 and A6		
180	MLDD	COMMAND and COMPUTER lamps A4 and A5	ON	
190	MLDD	COMPUTER lamp OP1	ON	
200	MLDD	COMPUTER DATA lamps 7, 8, 21 and 22	ON	
210	MLDD	Turn WORD switch to T-7		
220	MLDD	Press and release A2 and A4		
230	MLDD	COMMAND and COMPUTER lamps A2 and A5	ON	
240	MLDD	COMPUTER lamp OP3	ON	
250	MLDD	COMPUTER DATA lamps 7, 10, 21 and 24	ON	

DCO-64-941

<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE</b>	<b>OF</b>	<b>PAGES</b>	<b>NUMBER</b>
X																		107			A-64-385-9414

Figure 7-16. Data Register Checks (Sheet 1 of 15)



INTERNATIONAL BUSINESS MACHINES-						
UNIT NAME: LVDC MANUAL EXERCISER					UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA		
260	MLDD	Turn WORD switch to T				
270	MLDD	Turn Display Select switch to A13 IA				
280	MLDD	Press and release A7, A6, A5, A4, A2 and A1				
290	MLDD	COMMAND and COMPUTER lamps A7, A6, A4 and A1	ON			
300	MLDD	COMPUTER lamps OP1, OP3 and OP4	ON			
310	MLDD	Computer Data lamps SIGN, 1 and 3. Lamps 9 through 25 may or may not be lit.	ON			
320	MLDD	Press and hold Repeat/Single				
330	MLDD	SINGLE lamp	ON			
340	MLDD	REPEAT lamp	OFF			
350	MLDD	Release Repeat/Single				
360	MLDD	Single and Repeat lamps	Unchanged			
370	MLDD	Turn Display Select switch to TRS				
380	MLDD	Press and release A2 through A8				
390	MLDD	Press and release OA8 and OA9				
400	MLDD	COMMAND lamps A8, A5, A3, A2, A1, OA8 and OA9	ON			
410	IE	Lamps A8 and A9	ON			
420	MLDD	Press and hold Computer Display Reset				
430	MLDD	Computer lamps A8, A5, A3, A2, A1, OA8, OA9, OP2, OP3 and OP4	ON			
440	MLDD	Computer Data lamps 4, 7, 8, 18, 21 and 22	ON			
450	MLDD	Release Computer Display Reset				
460	MLDD	Lamp status	Unchanged			
470	MLDD	Turn Display Select switch to A13 DATA				
480	MLDD	Press and release A6				
			DCO-64-941			
					PAGE OF PAGES	NUMBER
					108	A-64-385-9414
A	B	C	D	E	F	G
H	I	J	K	L	M	N
O	P	Q	R			

Figure 7-16. Data Register Checks (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-																						
UNIT NAME:		LVDC MANUAL EXERCISER		UNIT NO. 6902000																		
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA																		
490	MLDD	COMMAND lamp A6	ON																			
500	MLDD	Press and release Computer Display Reset																				
510	MLDD	Computer lamps A8, A6, A5, A3, A2 and A1	ON																			
520	MLDD	Computer Data lamps 4, 6, 7, 8, 13, 20, 21 and 22	ON																			
530	MLDD	Turn Display Select switch To AI 3 IA																				
540	MLDD	Press and release A7 and A6																				
550	MLDD	COMMAND lamps A1, A2, A3, A5, A7 and A8	ON																			
560	MLDD	Press and release Computer Display Reset																				
570	MLDD	Computer lamps A8, A7, A5, A3, A2, A1, OP2, OP3 and OP4	ON																			
580	MLDD	Computer Data lamps SIGN, 2, 4, 5 and 6	ON																			
585	MLDD	Lamps 9 through 25	ON																			
590	MLDD	Press and release A1 through A8, 0A8 and 0A9																				
600	MLDD	COMMAND lamps A4 and A6	ON																			
610	MLDD	Turn Display Select switch to AI3 DATA																				
620	MLDD	Press and hold Repeat/Single																				
630	MLDD	REPEAT lamp	ON																			
640	MLDD	SINGLE lamp	OFF																			
650	MLDD	Computer lamps A4 and A6, OP1 and OP3	ON																			
660	MLDD	Computer Data lamps 6, 8, 9, 20, 22 and 23	ON																			
670	MLDD	Release Repeat/Single																				
680	MLDD	Lamp status	Unchanged																			
690	MLDD	Turn Display Select switch to HOPC1																				
700	MLDD	Press and release Data 2, 4, 9, 16, and 18																				
710	MLDD	Data Command and Computer lamps 2, 4, 9, 16 and 18	ON																			
720	MLDD	Computer Data Adr. DS4, DS2 and DX lamps	ON																			
730	MLDD	Computer Data Adr. SX lamp	OFF																			
			DCO-64-941																			
<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE</b>	<b>OF</b>	<b>PAGES</b>	<b>NUMBER</b>	
X																			109			A- 64-385-9414

Figure 7-16. Data Register Checks (Sheet 3)

INTERNATIONAL BUSINESS MACHINES--						
UNIT NAME: LVDC MANUAL EXERCISER				UNIT NO. 6902000		
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA		
740	MLDD	Press and release REPEAT/SINGLE				
750	MLDD	SINGLE lamp	ON			
760	MLDD	REPEAT lamp	OFF			
770	MLDD	Press and release A8, A5, A4, A3, A2 and A1, 0A9, 0A8, 0A2 and 0A1				
780	MLDD	COMMAND lamps A8, A6, A5, A3, A2, A1, 0A9, 0A8, 0A2 and 0A1	ON			
790	IE	Lamps A1, A2, A8 and A9	ON			
800	MLDD	Press and release COMPUTER DISPLAY RESET				
810	MLDD	COMPUTER DATA lamps SIGN, 5, 12, 14, 24 and 25	ON			
820	MLDD	COMPUTER lamps 0A9, 0A8, 0A2, 0A1, A8, A6, A5, A3, A2, A1, OP2, OP3, and OP4	ON			
830	MLDD	Press and release COMMAND and COMPUTER DISPLAY RESETS				
840	MLDD	All Computer Data lamps	OFF			
850	MLDD	COMMAND and COMPUTER lamps A1 through A8, 0A1 through 0A9, DS1 through DS4 and DX	OFF			
860	MLDD	COMMAND and COMPUTER SX lamp	ON			
870	MLDD	Press and release REPEAT/SINGLE				
880	MLDD	REPEAT lamp	ON			
890	MLDD	SINGLE lamp	OFF			
900	MLDD	Turn DISPLAY SELECT switch to MD7				
910	MLDD	Press and release A2, A3, and A4				
920	MLDD	COMMAND and COMPUTER A2, A3 and A4 lamps	ON			
930	MLDD	COMPUTER lamps OP1 and OP2	ON			
940	MLDD	Press and release ON/OFF				
950	MLDD	ON, ADVANCE and CST lamps	ON			
955	IE	Press and release I/O Reg. No. 2				
956	IE	I/O Reg. No. 2 lamp	ON			
960	IE	Press and release I/O Reg. Bit 25				
970	IE	I/O Reg. No. 2 lamp 25	ON			
980	MLDD	Press and release ON/OFF				
990	MLDD	ON, ADVANCE and CST lamps	OFF			
1000	MLDD	OFF lamp	ON			
1010	MLDD	All Computer Data lamps	OFF			
DCO-64-941						
<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>
<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>
<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE</b>	<b>OF</b>	<b>PAGES</b>
<b>X</b>				110		
						<b>NUMBER</b>
						<b>A- 64-385-9414</b>

Figure 7-16. Data Register Checks (Sheet 4)

INTERNATIONAL BUSINESS MACHINES-																																																			
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000																																																
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA																																															
1020	MLDD	Turn WORD switch to T-1																																																	
1030	MLDD	Computer Data lamp 1	ON																																																
1040	MLDD	TURN WORD switch to T-2																																																	
1050	MLDD	Computer Data lamp 3	ON																																																
			DCO-64-941																																																
<table border="1"> <tr> <td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td><td>G</td><td>H</td><td>I</td><td>J</td><td>K</td><td>L</td><td>M</td><td>N</td><td>O</td><td>P</td><td>Q</td><td>R</td><td>PAGE OF</td><td>PAGES</td><td>NUMBER</td> </tr> <tr> <td>X</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>110a</td><td></td><td>A-64-385-9414</td> </tr> </table>										A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF	PAGES	NUMBER	X																		110a		A-64-385-9414
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF	PAGES	NUMBER																															
X																		110a		A-64-385-9414																															

Figure 7-16. Data Register Checks (Sheet 5)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1060	MLDD	Turn WORD switch to T-3		
1070	MLDD	Computer Data lamp 5	ON	
1080	MLDD	Turn WORD switch to T-4		
1090	MLDD	Computer Data lamp 7	ON	
1100	MLDD	Turn WORD switch to T-5		
1110	MLDD	Computer Data lamp 9	ON	
1120	MLDD	Turn WORD switch to T-6		
1130	MLDD	Computer Data lamp 11	ON	
1140	MLDD	Turn WORD switch to T-7		
1150	MLDD	Computer Data lamp 13	ON	
1160	MLDD	Turn WORD switch to T-8		
1170	MLDD	Computer Data lamp 15	ON	
1180	MLDD	Turn WORD switch to T-9		
1190	MLDD	Computer DATA lamp 17	ON	
1200	MLDD	Turn WORD switch to T-10		
1210	MLDD	Computer Data lamp 19	ON	
1220	MLDD	Turn WORD switch to T-11		
1230	MLDD	Computer Data lamp 21	ON	
1240	MLDD	Turn WORD switch to T-12		
1250	MLDD	Computer Data lamp 23	ON	
1260	MLDD	Turn Display Select switch to MR1		
1270	MLDD	Turn WORD switch to T-1		
1280	MLDD	Computer Data lamp 3	ON	
1290	MLDD	Turn WORD switch to T-2		
1300	MLDD	Computer Data lamp 7	ON	
1310	MLDD	Turn WORD switch to T-3		
1320	MLDD	Computer Data lamp 11	ON	
1330	MLDD	Turn WORD switch to T-4		
1340	MLDD	Computer Data lamp 15	ON	
1350	MLDD	Turn WORD switch to T-5		
1360	MLDD	Computer Data lamp 19	ON	
1370	MLDD	Turn WORD switch to T-6		
1380	MLDD	Computer Data lamp 23	ON	
1390	MLDD	Turn WORD switch to T-7		
1400	MLDD	Computer Data lamp 1	ON	
1410	MLDD	Turn WORD switch to T-8		
1420	MLDD	Computer Data lamp 5	ON	
1430	MLDD	Turn WORD switch to T-9		
1440	MLDD	Computer Data lamp 9	ON	
1450	MLDD	Turn WORD switch to T-10		
1460	MLDD	Computer Data lamp 13	ON	

Figure 7-16. Data Register Checks (Sheet 6)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1470	MLDD	Turn WORD switch to T-11		
1480	MLDD	Computer Data lamp 17	ON	
1490	MLDD	Turn WORD switch to T		
1500	MLDD	Computer Data lamp 21	ON	
1510	MLDD	Turn Display Select switch to PRO		
1520	MLDD	Press and release Data Bit 17		
1530	MLDD	Data Command lamp 17 and Data Computer lamp 23	ON	
1540	MLDD	Press and release A2, A3, and A5		
1550	MLDD	COMMAND and COMPUTER lamps A4 and A5	ON	
1560	MLDD	COMPUTER lamps OP1, DM2 and Data Adr. DX	ON	
1570	MLDD	Turn Display Select switch to TRS		
1580	MLDD	Computer Data lamps 7, 8, 21 and 22	ON	
1590	MLDD	Command Data lamp 17	ON	
1600	MLDD	Turn Display Select switch to PRO		
1610	MLDD	Turn WORD switch to T-2		
1620	MLDD	Computer Data lamp 9	ON	
1630	MLDD	Turn Display Select switch to MD7		
1640	MLDD	Turn WORD switch to T		
1650	MLDD	ALL Computer Data lamps	OFF	
1660	MLDD	Turn WORD switch to T-1		
1670	MLDD	Computer Data lamp 4	ON	
1680	MLDD	Turn WORD switch to T-2		
1690	MLDD	Computer Data lamp 6	ON	
1700	MLDD	Turn WORD switch to T-3		
1710	MLDD	Computer Data lamp 8	ON	
1720	MLDD	Turn WORD switch to T-4		
1730	MLDD	Computer Data lamp 10	ON	
1740	MLDD	Turn WORD switch to T-5		
1750	MLDD	Computer Data lamp 12	ON	
1760	MLDD	Turn WORD switch to T-6		
1770	MLDD	Computer Data lamp 14	ON	
1780	MLDD	Turn WORD switch to T-7		
1790	MLDD	Computer Data lamp 16	ON	
1800	MLDD	Turn WORD switch to T-8		
1810	MLDD	Computer Data lamp 18	ON	
1820	MLDD	Turn WORD switch to T		
1830	MLDD	ALL Computer Data lamps	OFF	

Figure 7-16. Data Register Checks (Sheet 7)

INTERNATIONAL BUSINESS MACHINES-						
UNIT NAME: LVDC MANUAL EXERCISER				UNIT NO. 6902000		
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA		
1840	MLDD	Turn Display Select switch to MR1				
1850	MLDD	Computer Data lamp 25	ON			
1860	MLDD	Turn WORD switch to T-1				
1870	MLDD	Computer Data lamp 25	ON			
1880	MLDD	Turn WORD switch to T-2				
1890	MLDD	Computer Data lamp 23	ON			
1900	MLDD	Turn WORD switch to T-3				
1910	MLDD	Computer Data lamp 21	ON			
1920	MLDD	Turn WORD switch to T-4				
1930	MLDD	Computer Data lamp 19	ON			
1940	MLDD	Turn WORD switch to T-5				
1950	MLDD	Computer Data lamp 17	ON			
1960	MLDD	Turn WORD switch to T-6				
1970	MLDD	Computer Data lamp 15	ON			
1980	MLDD	Turn WORD switch to T-7				
1990	MLDD	Computer Data lamp 13	ON			
2000	MLDD	Turn WORD switch to T-8				
2010	MLDD	Computer Data lamp 11	ON			
2020	MLDD	Turn WORD switch to T-13				
2030	MLDD	Computer Data lamp 13	ON			
2040	MLDD	Turn Display Select switch to PRO				
2050	MLDD	Turn WORD switch to T-3				
2060	MLDD	ALL Computer Data lamps	OFF			
2070	MLDD	Turn WORD switch to T-4				
2080	MLDD	Computer Data lamp 23	ON			
2090	MLDD	Press and release A5, A3, A2				
2100	MLDD	COMMAND and COMPUTER A2, A3, and A4 lamps	ON			
2110	MLDD	COMPUTER OP1 and OP2	ON			
2120	MLDD	Computer Data lamp 20	ON			
2130	MLDD	Turn WORD switch to T-3				
2140	MLDD	ALL Computer Data lamps	OFF			
2150	MLDD	Turn WORD switch to T-2				
2160	MLDD	Computer Data lamp 6	ON			
2170	MLDD	Turn WORD switch to T-1				
2180	MLDD	Computer Data lamp 20	ON			
2190	MLDD	Press and release Data Bit 17				
2200	MLDD	COMMAND Data lamp 17	OFF			
2210	MLDD	Computer Data lamp 20	OFF			
2220	MLDD	Turn Display Select switch to SSC				
2230	MLDD	Computer Data lamp 25	ON			

<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE</b>	<b>OF</b>	<b>PAGES</b>	<b>NUMBER</b>	
X																			113			A- 64,385,9414

Figure 7-16. Data Register Checks (Sheet 8)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2240	MLDD	Turn Display Select switch to MLC		
2250	MLDD	Computer Data lamp 12	ON	
2260	MLDD	Turn Display Select to NONE		
2270	MLDD	Turn WORD switch to T		
2280	MLDD	Press and release COMMAND and COMPUTER Display Reset		
2320	MLDD	COMMAND and COMPUTER A8 through A1, OP4 through OP1, OA9 through OA1 and All DATA lamps	OFF	
2321	TRMC	Press and release ADR5		
2322	TRMC	ADR5 lamp	ON	
2323	MLDD	Press and release DS4		
2324	MLDD	DS4 Command lamp	ON	
2325	MLDD	Press and release Address Computer		
2326	IE	INTC lamp	OFF	
2327	MLDD	Press and release DS4		
2328	MLDD	DS4 lamp	OFF	
2329	TRMC	Press and release ADR5		
2330	TRMC	ADR5 lamp	OFF	
EXP		Check Real Time Counter		
2340	MLDD	Turn DISPLAY SELECT to RTC		
2341	MLDD	Press and release A4		
2350	MLDD	COMMAND and COMPUTER A4 and COMPUTER OP1 and OP3	ON	
2360	MLDD	Press and release ON/OFF		
2370	MLDD	ON, ADVANCE and CST lamps	ON	
2380	IE	Press and release OP/TP		
2390	IE	OP lamp	ON	
2400	IE	TP lamp	OFF	
2410	MLDD	Press and release COMPTR DISPLAY RESET		
2411	MLDD	COMPUTER A4, OP1 and OP3	OFF	
2420	IE	Press and release ERROR RESET		
2430	IE	All ERROR lamps	OFF	
2450	IE	Press and release MANUAL SSC INH and MLC INH (if OFF)		
2460	IE	MANUAL MLC INH and MANUAL SSC INH lamps	ON	
2470	MLDD	Record DATA Register	Record	
2480	MLDD	Press and release ADVANCE/CST		
2490	MLDD	COMPUTER OP1, OP3, OP4, A1, A4, and COMMAND A4 lamps	ON	

Figure 7-16. Data Register Checks (Sheet 9)



INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2500	MLDD	Record DATA Register	Record	
2510	MLDD	If DATA as recorded in step 2500 does not differ from DATA in step 2470, omit steps 2520 through 2550		
2520	MLDD	Press and release (3 times) ADVANCE/CST		
2530	MLDD	COMPUTER OP1, OP3, and OP4 lamps	OFF	
2540	MLDD	COMPUTER A3, A4 and COMMAND A4 lamps	ON	
2550	MLDD	If DATA Register increased by 1 Bit omit steps 2560 through 2690		
2560	MLDD	Press and release ADVANCE/CST		
2570	MLDD	COMPUTER OP3, A2, A4 and COMMAND A4 lamps	ON	
2580	MLDD	Record DATA Register	Record	
2590	MLDD	If DATA as recorded in step 2580 does not differ from DATA in step 2500, omit steps 2600 through 2630		
2600	MLDD	Press and release (2 times) ADVANCE/CST		
2610	MLDD	COMPUTER OP1, OP3 and OP4 lamps	OFF	
2620	MLDD	COMPUTER A3, A4 and COMMAND A4 lamps	ON	
2630	MLDD	If DATA Register increased by 1 Bit, omit steps 2640 through 2690		
2640	MLDD	Press and release ADVANCE/CST		
2650	MLDD	COMPUTER OP3, OP4, A1, A2, A4, and COMMAND A4 lamps	ON	
2660	MLDD	Verify DATA Register increased by 1 Bit	Verify	
2670	MLDD	Press and release (2 times) ADVANCE/CST		
2680	MLDD	COMPUTER OP1, OP2, A2, A3, A4, and COMMAND A4 lamp	ON	
2690	MLDD	Verify DATA Register increased by 1 Bit	Verify	

Figure 7-16. Data Register Checks (Sheet 10)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2700	TRMC	Press and release MEMORY SIM		
2710	TRMC	MEMORY SIM lamp	OFF	
2720	TRMC	ML lamp	ON	
2730	MLDD	OFF lamp	ON	
2740	MLDD	ON, ADVANCE and CST lamps	OFF	
2750	MLDD	Turn DISPLAY SELECT to NONE		
2760	IE	Press and release OP/TP		
2770	IE	OP lamp	OFF	
2780	IE	TP lamp	ON	
2790	IE	Press and release MANUAL SSC INH and MANUAL MLC INH		
2800	IE	MANUAL MLC INH and MANUAL SSC INH lamps	OFF	
EXP		DISCRETES		
2810	IE	TP lamp (Press and release TP/OP if OFF)	ON	
2820	MLDD	DISPLAY SERIAL OUT lamp (Press and release if ON)	OFF	
2830	TRMC	Press and release MEMORY SIM		
2840	TRMC	MEMORY SIM lamp	ON	
2850	TRMC	Tape Address Counter	Counting	
2860	MLDD	Press and release A5 and A6		
2870	MLDD	COMMAND and COMPUTER A5 and A6 lamps	ON	
2875	MLDD	Press and release MANUAL RE-START		
2876	IE	INTC lamp	OFF	
2880	MLDD	Press and release SINGLE STEP ON/OFF		
2890	MLDD	ON, ADVANCE and CST lamps	ON	
2900	IE	I/O Reg. No. 2 lamps (press and release if OFF)	ON	
2905	IE	Press and release I/O Reg. RESET		
2906	IE	I/O Reg. No. 2 lamps	OFF	
2910	IE	Press and release Bit 19		
2920	IE	I/O Reg. No. 2 Bit 19 lamp	ON	
2921	MLDD	Press and release DATA 12, 13 and 14		
2922	MLDD	DATA COMMAND lamps 12, 13 and 14	ON	
2923	MLDD	Press and release ERROR OVER RIDE		
2924	MLDD	ERROR OVER RIDE lamp	ON	

Figure 7-16. Data Register Checks (Sheet 11)

INTERNATIONAL BUSINESS MACHINES-												
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000									
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA								
2925	MLDD	Press and release COMPTR DISPLAY RESET										
2926	IE	Press and release ERROR RESET										
2927	IE	All ERROR lamps	OFF									
2930	MLDD	Press and release ADVANCE/CST (11 times)										
2940	MLDD	Press and release A5 and A6										
2950	MLDD	COMMAND A5 and A6 lamps	OFF									
2960	MLDD	COMPUTER A2, A3, A4, A5, and A6 lamps	ON									
2970	TRMC	Press and release TAPE ADDRESS ADR 5										
2980	TRMC	TAPE ADDRESS-ADR 5 lamp	ON									
3000	MLDD	Press and release DATA 1, 12 and 14										
3010	MLDD	COMMAND DATA 1 and 13 lamps	ON									
3020	MLDD	COMMAND DATA 12 and 14 lamps	OFF									
3030	MLDD	Press and release A2										
3040	MLDD	COMMAND A2 lamp	ON									
3050	MLDD	DISPLAY MODE PAST lamp	ON									
3060	MLDD	DISPLAY MODE PRESENT lamp	OFF									
3070	MLDD	Disregard ALL COMPUTER DISPLAY lamps										
3080	MLDD	Turn WORD switch to T-1										
3090	IE	I/O Reg. No. 1 lamps 3, 4, 5, 6, 17, 18, 19, and 20	ON									
3100	MLDD	Turn WORD switch to T-2										
3110	IE	I/O Reg. No. 1 lamps 3, 4, 5, 7, 8, 17, 18, 19, 21 and 22	ON									
3120	MLDD	Press and release A2										
3130	MLDD	COMMAND A2 lamp	OFF									
3140	IE	Press and release I/O Reg. No. 1/2										
3150	IE	I/O Reg. No. 1 lamp	ON									
3160	IE	I/O Reg. No. 2 lamp	OFF									
3170	IE	Press and release I/O Reg. RESET										
3180	IE	ALL I/O Reg. No. 1 lamps	OFF									
3190	MLDD	Press and release A2										
3200	MLDD	COMMAND A2 lamp	ON									
3210	IE	I/O Reg. No. 1 lamps 3, 4, 5, 7, 8, 17, 18, 19, 21 and 22	ON									
			DCO-64-941									
A B C D E F G H I J K L M N O P Q R										PAGE OF	PAGES	NUMBER
X										117		A-64-385-9414

Figure 7-16. Data Register Checks (Sheet 12)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
3220	TRMC	Press and release TAPE ADDRESS ADR1		
3230	TRMC	ADR 1 lamp	ON	
3240	IE	Press and release I/O Reg. Reset		
3250	IE	ALL I/O Reg. No. 1 lamps	OFF	
3260	TRMC	Press and release TAPE ADDRESS ADR1		
3270	TRMC	ADR1 lamp	OFF	
3280	IE	I/O Reg. No. 1 lamps 3, 4, 5, 7, 8, 17, 18, 19, 21, and 22	ON	
3290	TRMC	Press and release TAPE ADDRESS ADR2		
3300	TRMC	ADR2 lamp	ON	
3310	IE	Press and release I/O Reg. Reset		
3320	IE	ALL I/O Reg. No. 1 lamps	OFF	
3330	TRMC	Press and release TAPE ADDRESS ADR2		
3340	TRMC	ADR2 lamp	OFF	
3350	IE	I/O Reg. No. 1 lamps 3, 4, 5, 7, 8, 17, 18, 19, 21 and 22	ON	
3360	TRMC	Press and release TAPE ADDRESS ADR3		
3370	TRMC	ADR3 lamp	ON	
3380	IE	Press and release I/O Reg. reset		
3390	IE	ALL I/O Reg. No. 1 lamps	OFF	
3400	TRMC	Press and release TAPE ADDRESS ADR3		
3410	TRMC	ADR3 lamp	OFF	
3420	IE	I/O Reg. No. 1 lamps 3, 4, 5, 7, 8, 17, 18, 19, 21 and 22	ON	
3430	TRMC	Press and release TAPE ADDRESS ADR 4		
3440	TRMC	ADR 4 lamp	ON	
3450	IE	Press and release I/O Reg. Reset		
3460	IE	ALL I/O Reg. No. 1 lamps	OFF	
3470	TRMC	Press and release TAPE ADDRESS ADR 4		
	TRMC	ADR4 lamp	OFF	
	IE	I/O Reg. No. 1 lamps 3, 4, 5, 7, 8, 17, 18, 19, 21 and 22	ON	

Figure 7-16. Data Register Checks (Sheet 13)

**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** LVDC MANUAL EXERCISER **UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
3480	TRMC	Press and release TAPE ADDRESS ADR 5		
3490	TRMC	ADR5 lamp	OFF	
3500	IE	Press and release I/O Reg. Reset		
3510	IE	ALL I/O Reg. No. 1 lamps	OFF	
3520	TRMC	Press and release TAPE ADDRESS ADR5		
3530	TRMC	ADR5 lamp	ON	
3540	IE	I/O Reg. No. 1 lamps 3, 4, 5, 7, 8, 17, 18, 19, 21 and 22	ON	
3550	IE	Press and release OP/TP		
3560	IE	OP lamp	ON	
3570	IE	TP lamp	OFF	
3580	IE	Press and release I/O Reg. Reset		
3590	IE	ALL I/O Reg. No. 1 lamps	OFF	
3600	IE	Press and release OP/TP		
3610	IE	OP lamp	OFF	
3620	IE	TP lamp	ON	
3630	IE	I/O Reg. No. 1 lamps 3, 4, 5, 7, 8, 17, 18, 19, 21 and 22	ON	
3640	MLDD	Press and release A2 and A1		
3650	MLDD	COMMAND A2 lamp	OFF	
3660	MLDD	COMMAND A1 lamp	ON	
3670	MLDD	Turn WORD switch (ccw) to T		
3680	IE	I/O Reg. No. 1 lamps 3, 4, 5, 6, 7, 17, 18, 19, 20 and 21	ON	
3690	MLDD	Turn WORD switch to T-1		
3700	IE	I/O Reg. No. 1 lamps 3, 4, 5, 6, 8, 17, 18, 19, 20 and 22	ON	
3710	TRMC	Press and release TAPE ADDRESS ADR1		
3720	TRMC	ADR 1 lamp	ON	
3730	IE	Press and release I/O Reg. Reset		
3740	IE	ALL I/O Reg. No. 1 lamps	OFF	
3750	MLDD	Press and release A1 and A3		
3760	MLDD	COMMAND A1	OFF	
3770	MLDD	COMMAND A3	ON	
3780	IE	ALL I/O Reg. No. 1 lamps	OFF	
3790	MLDD	Press and release A3 and A4		
3800	MLDD	COMMAND A3	OFF	
3810	MLDD	COMMAND A4	ON	

DCO-64-941

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF PAGES	NUMBER
X																		119	A- 64-385-9414

Figure 7-16. Data Register Checks (Sheet 14)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
3820	IE	ALL I/O Reg. No. 1 lamps	OFF	
3830	MLDD	Press and release A4 and A5		
3840	MLDD	COMMAND A4	OFF	
3850	MLDD	COMMAND A5	ON	
3860	IE	ALL I/O Reg. No. 1 lamps	OFF	
3870	MLDD	Press and release A5 and A6		
3880	MLDD	COMMAND A5 lamp	OFF	
3890	MLDD	COMMAND A6 lamp	ON	
3900	IE	ALL I/O Reg. No. 1 lamps	OFF	
3910	TRMC	Press and release TAPE ADDRESS ADR1		
3920	TRMC	ADR1 lamp	OFF	
3930	IE	I/O Reg. No. 1 18 lamp	ON	
3940	MLDD	Press and release A6 and A5		
3950	MLDD	COMMAND A6 lamp	OFF	
3960	MLDD	COMMAND A5 lamp	ON	
3970	IE	I/O Reg. No. 1 18 lamp	ON	
3980	MLDD	Press and release A5 and A4		
3990	MLDD	COMMAND A5 lamp	OFF	
4000	MLDD	COMMAND A4 lamp	ON	
4010	IE	I/O Reg. No. 1 11, 12, and 13 lamps	ON	
4020	IE	Press and release I/O Reset		
4030	MLDD	Press and release COMMAND DISPLAY RESET		
4040	MLDD	PAST lamp (press and release if ON)	OFF	
4050	MLDD	Turn WORD to T		
4060	TRMC	MEMORY SIM (press and release if ON)	OFF	

DCO-61-941

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF	PAGES	NUMBER	
X																			120		A-64-385-9414

Figure 7-16. Data Register Checks (Sheet 15)

**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** LVDC MANUAL EXERCISER

**UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	IE	TP Lamp (Press and release if OFF)	ON	
20	IE	MANUAL HALT lamp (Press and release if ON)	OFF	
30	IE	COMPTR HALT lamp	ON	
40	MLDD	COMPUTER CONTROL, AUTO lamp	OFF	
50	MLDD	COMPUTER CONTROL, MAN/PTC lamp	ON	
60	TRMC	Press and release MEMORY SIM		
70	TRMC	MEMORY SIM lamp	ON	
75	TRMC	Tape Address Counter	Counting	
80	TRMC	ML lamp	OFF	
90	IE	COMPTR HALT lamp	OFF	
100	IE	Press and release MANUAL HALT/COMPTR HALT		
110	IE	COMPTR HALT and MANUAL HALT lamps	ON	
120	IE	CHANNEL lamp (Press and release CHANNEL/MODULE if OFF)	ON	
130	IE	Press and release ALL		
140	IE	ALL lamp	ON	
145	IE	Press and release COMPTR HALT/MANUAL HALT		
150	IE	MANUAL HALT and COMPTR HALT lamps	OFF	
160	IE	Turn CLOCK switch (ccw) to 15		
170	IE	ILLEGAL PATH lamp	ON	
180	IE	COMPTR HALT lamp	ON	
190	IE	Turn CLOCK switch (cw) to NONE		
200	IE	ILLEGAL PATH lamp	OFF	
210	IE	COMPTR HALT lamp	OFF	
211	TRMC	MANUAL lamp (Press and release if OFF)	ON	
212	TRMC	AUTO lamp	OFF	
213	IE	Press and release ERROR RESET		
214	TRMC	Press and release PWR ON/PWR OFF		
215	TRMC	PWR OFF lamp	OFF	
216	TRMC	PWR ON lamp	ON	
217	IE	Press and release COMPTR HALT/MANUAL HALT		
218	IE	COMPTR HALT and MANUAL HALT lamps	ON	

Figure 7-17. Halt Checks (Sheet 1 of 11)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
219	TRMC	Press and release MANUAL ADVANCE TAPE		
220	IE	MANUAL HALT and COMPTR HALT lamps	OFF	
221	IE	Press and release MANUAL HALT		
222	IE	MANUAL HALT lamp remains	OFF	
225	PC	Press and release COMP, POWER SEQ OFF		
230	PC	COMP POWER SEQ ON lamp	OFF	
240	TRMC	ML lamp	ON	
250	IE	COMPTR HALT lamp	ON	
260	PC	COMP POWER SEQ OFF lamp (delayed)	ON	
270	PC	Press and release ACME POWER SEQ OFF		
280	PC	ACME POWER SEQ ON lamp	OFF	
290	PC	ACME POWER SEQ OFF lamp (delayed)	ON	
300	PC	Press and release MAIN POWER OFF		
310	PC	POWER ON lamp	OFF	
320	PC	POWER OFF lamp	ON	
330	9020	Remove jumper plug from J29		
340	PC	POWER OFF lamp	OFF	
350	9020	Connect cable 9020J29 to J29		
360	PC	POWER OFF lamp	ON	
370	PC	Press and release MAIN POWER PANEL ON		
380	PC	POWER OFF lamp	OFF	
390	PC	POWER ON lamp	ON	
395	PC	ACME and COMP SEQ OFF lamps	ON	
400	PC	Press and release ACME SEQ ON		
410	PC	ACME POWER SEQ OFF lamp	OFF	
420	PC	ACME POWER SEQ ON lamp	ON	
430	PC	Press and release COMP POWER SEQ ON		
440	PC	COMP POWER SEQ OFF lamp	OFF	
450	PC	COMP POWER SEQ ON lamp	ON (delayed)	

Figure 7-17. Halt Checks (Sheet 2)



INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
Note		If neither INV ERR or ADR6 lamps are lit on the TRMC panel, omit steps 460 through 540		
460	TRMC	Press and release ADR 1		
465	TRMC	ADR 1 lamp	ON	
470	TRMC	Press and release ADR 2		
475	TRMC	ADR 2 and ADR 6 lamps	ON	
480	TRMC	Press and release ADR 3		
485	TRMC	ADR 3 lamp	ON	
490	TRMC	INV ERR lamp	OFF	
500	TRMC	Press and release ADR 1		
510	TRMC	ADR 1 lamp	OFF	
515	TRMC	Press and release ADR 2		
520	TRMC	ADR 2 and ADR 6 lamps	OFF	
530	TRMC	Press and release ADR 3		
540	TRMC	ADR 3 lamp	OFF	
550	IE	Press and release ERROR RESET		
560	IE	All ERROR lamps (except COMPTR ALARM which may be either OFF or ON)	OFF	
570	TRMC	DD lamp	ON	
580	IE	Press and release MANUAL HALT / COMPTR HALT		
590	IE	MANUAL HALT lamp	ON	
600	IE	COMPTR HALT lamp	OFF	
610	IE	Press and release MANUAL HALT / COMPTR HALT		
620	IE	MANUAL HALT lamp	OFF	
630	TRMC	Press and release ADR 5		
640	TRMC	ADR 5 lamp	ON	
645	IE	COMPTR HALT lamp	OFF	
650	MLDD	Press and release IS 2		
660	MLDD	COMMAND IS 2 lamp	ON	
670	IE	COMPTR HALT lamp	ON	
740	TRMC	Press and release ADR 1		
750	TRMC	ADR 1 lamp	ON	
760	IE	COMPTR HALT lamp	OFF	
770	TRMC	Press and release ADR 1		
780	TRMC	ADR 1 lamp	OFF	
790	IE	COMPTR HALT Lamp	ON	

Figure 7-17. Halt Checks (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-										
UNIT NAME: LVDC MANUAL EXERCISER								UNIT NO. 6902000		
STEP	PANEL	OPERATION					NORMAL INDICATION	DATA		
800	TRMC	Press and release ADR 2								
810	TRMC	ADR 2 lamp					ON			
820	IE	COMPTR HALT lamp					OFF			
830	TRMC	Press and release ADR 2								
840	TRMC	ADR 2 lamp					OFF			
850	IE	COMPTR HALT lamp					ON			
860	TRMC	Press and release ADR 3								
870	TRMC	ADR 3 lamp					ON			
880	IE	COMPTR HALT lamp					OFF			
890	TRMC	Press and release ADR 3								
900	TRMC	ADR 3 lamp					OFF			
910	IE	COMPTR HALT lamp					ON			
920	TRMC	Press and release ADR 4								
930	TRMC	ADR 4 lamp					ON			
940	IE	COMPTR HALT lamp					OFF			
950	TRMC	Press and release ADR 4								
960	TRMC	ADR 4 lamp					OFF			
970	IE	COMPTR HALT lamp					ON			
1010	PC	Press and release COMP POWER SEQ OFF								
1015	IE	COMPTR HALT lamp					OFF			
1020	PC	COMP POWER SEQ ON lamp					OFF			
1030	PC	COMP POWER SEQ OFF lamp (delayed)					ON			
1040	PC	Press and release ACME POWER SEQ OFF								
1050	PC	ACME POWER SEQ ON lamp					OFF			
1060	PC	ACME POWER SEQ OFF lamp (delayed)					ON			
1070	PC	Press and release MAIN POWER OFF								
1080	PC	POWER ON lamp					OFF			
1090	PC	POWER OFF lamp					ON			
1100	01A	Remove cable 9020J29 from J29								
1110	PC	POWER OFF lamp					OFF			
1120	01A	Connect jumper plug (P1) to J29								
1130	PC	POWER OFF lamp					ON			
1140	PC	Press and release MAIN POWER ON								
1150	PC	POWER OFF lamp					OFF			

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER
X																		125			A-64-385-9414

Figure 7-17. Halt Checks (Sheet 4)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1160	PC	POWER ON lamp	ON	
1170	PC	Phase A, B, C, and FAN lamps	ON	
1175	PC	ACME and COMP SEQ OFF lamps	ON	
1180	PC	Press and release ACME POWER SEQ ON		
1190	PC	ACME POWER SEQ OFF lamp	OFF	
1200	PC	ACME POWER SEQ ON lamp (delayed)	ON	
1210	PC	Press and release COMP POWER SEQ ON		
1220	PC	COMP POWER SEQ OFF lamp	OFF	
1230	PC	COMP POWER SEQ ON lamp (delayed)	ON	
1235	PC	NORMAL lamp	ON	
1240	IE	Press and release ERROR RESET		
Note		If neither INV ERR or ADR 6 lamps are lit on the TRMC panel, omit steps 1250 through 1330.		
1250	TRMC	Press and release ADR 1		
1255	TRMC	ADR 1 lamp	ON	
1260	TRMC	Press and release ADR 2		
1265	TRMC	ADR 2 and ADR 6 lamps	ON	
1270	TRMC	Press and release ADR 3		
1275	TRMC	ADR 3 lamp	ON	
1280	TRMC	INV ERR lamp	OFF	
1285	TRMC	Press and release ADR 1		
1290	TRMC	ADR 1 lamp	OFF	
1300	TRMC	Press and release ADR 2		
1310	TRMC	ADR 2 and ADR 6 lamps	OFF	
1320	TRMC	Press and release ADR 3		
1330	TRMC	ADR 3 lamp	OFF	
1450	TRMC	MANUAL lamp (Press and release if OFF)	ON	
1460	TRMC	AUTO lamp	OFF	
1470	IE	Press and release ERROR RESET		
1475	IE	ERROR lamps (COMPTR ALARM may be ON or OFF at this time)	OFF	

Figure 7-17. Halt Checks (Sheet 5)

INTERNATIONAL BUSINESS MACHINES--				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1630	TRMC	Press and release ML/DD		
1640	TRMC	ML lamp	OFF	
1650	TRMC	DD lamp	ON	
1660	IE	COMPTR HALT lamp	OFF	
1670	TRMC	Press and release FREE RUN SS		
1680	TRMC	FREE RUN SS lamp	ON	
1690	IE	COMPTR HALT lamp	Flashes	
1695	TRMC	PWR ON lamp	OFF	
1696	TRMC	PWR OFF lamp	ON	
1700	TRMC	Press and release FREE RUN SS		
1710	TRMC	FREE RUN SS lamp	OFF	
1715	MLDD	Press and release COMMAND DISPLAY RESET		
1720	IE	COMPTR HALT lamp	OFF	
1730	TRMC	Press and release MEMORY SIM		
1740	TRMC	MEMORY SIM lamp	ON	
1750	TRMC	DD lamp	OFF	
1755	TRMC	Tape Address Counter	Counting	
1760	TRMC	Press and release ADR 5		
1770	TRMC	ADR 5 lamp	ON	
1780	MLDD	Press and release DATA Bit 25		
1790	MLDD	DATA COMMAND 25 lamp	ON	
1800	MLDD	Press and release ADDRESS COMPTR		
1810	IE	COMPTR HALT lamp	ON	
1820	MLDD	Press and release DATA Bit 25		

DCO-64-941

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF PAGES	NUMBER	
X																			127	A- 64-385-9414

Figure 7-17. Halt Checks (Sheet 6)

INTERNATIONAL BUSINESS MACHINES-												
UNIT NAME:			UNIT NO.									
LVDC MANUAL EXERCISER			6902000									
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA								
1830	MLDD	DATA COMMAND 25 lamp	OFF									
1840	MLDD	Press and release DS1										
1850	MLDD	COMMAND DS1 lamp	ON									
1860	MLDD	Press and release ADDRESS CMPTR										
1870	IE	COMPTR HALT lamp	OFF									
1880	MLDD	Press and release DS1										
1890	MLDD	COMMAND DS1 lamp	OFF									
1900	TRMC	Press and release ADR5										
1910	TRMC	ADR5 lamp	OFF									
1920	MLDD	Press and release COMPUTER CONTROL SS ON/OFF										
1930	MLDD	ON, ADVANCE and CST lamps	ON									
1940	MLDD	Press and hold AUTO/MAN/PTC										
1950	MLDD	MAN/PTC lamp	OFF									
1960	MLDD	AUTO lamp	ON									
1970	MLDD	Release AUTO/MAN/PTC										
1975	MLDD	ADVANCE/CST lamp	ON									
1980	MLDD	Press and release MANUAL RESTART										
1985	MLDD	ADVANCE/CST lamps	ON									
1990	MLDD	Press and hold AUTO/MAN/PTC										
2000	MLDD	AUTO lamp	OFF									
2010	MLDD	MAN/PTC lamp	ON									
2020	MLDD	ON, ADVANCE and CST lamps	OFF									
2030	MLDD	Release AUTO/MAN/PTC										
2040	MLDD	Press and release COMPUTER CONTROL SS ON/OFF										
2050	MLDD	ON, ADVANCE and CST lamps	ON									
2060	MLDD	Press and release MANUAL RESTART										
2070	MLDD	ON, ADVANCE and CST lamps	OFF									
2080	MLDD	Turn DISPLAY SELECT to SP2										
2090	IE	Turn PHASE switch to B										
2100	IE	Turn BIT GATE switch to 2										
2110	IE	Turn CLOCK switch to W										
2120	02B4	Open gate 02B4										
2130	02B4	Connect spare probe to A07A										
2135	02A3	Connect other end of spare probe to SP2										
2140	MLDD	All DATA lamps	OFF									
			DCO-64-941									
A B C D E F G H I J K L M N O P Q R										PAGE OF	PAGES	NUMBER
X										128		A- 64-385-9414

Figure 7-17. Halt Checks (Sheet 7)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2144	TRMC	Press and release PWR ON/PWR OFF (If PWR ON is ON)		
2145	TRMC	PWR OFF lamp	ON	
2146	TRMC	PWR ON lamp	OFF	
2160	MLDD	Press and release DATA Bits 15, 16 and 17 DATA COMMAND 15, 16, and 17 lamps	ON	
2190	MLDD	DATA COMPUTER lamps 15, 16 and 17	ON	
2195	MLDD	DATA COMPUTER lamp 14	OFF	
2200	IE	Turn CLOCK to X		
2210	MLDD	DATA COMPUTER lamps 15, 16 and 17 remain	ON	
2220	IE	Turn CLOCK to Y		
2230	MLDD	DATA COMPUTER lamps 15, 16 and 17 remain	ON	
2240	IE	Turn CLOCK to Z		
2250	MLDD	DATA COMPUTER lamp 15	OFF	
2260	MLDD	DATA COMPUTER lamps 16, 17 and 18	ON	
2270	IE	Turn CLOCK to Y		
2280	MLDD	DATA COMPUTER lamp 18	OFF	
2290	MLDD	DATA COMPUTER lamps 15, 16 and 17	ON	
2300	IE	Turn BIT GATE to 3		
2310	MLDD	DATA COMPUTER lamp 15	OFF	
2320	MLDD	DATA COMPUTER lamps 16, 17 and 18	ON	
2330	IE	Turn BIT GATE to 4		
2340	MLDD	DATA COMPUTER lamp 16	OFF	
2350	MLDD	DATA COMPUTER lamps 17, 18 and 19	ON	
2360	IE	Turn BIT GATE to 5		
2370	MLDD	DATA COMPUTER lamp 17	OFF	
2380	MLDD	DATA COMPUTER lamps 18, 19 and 20 DCO-64-941	ON	

Figure 7-17. Halt Checks (Sheet 8)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2390	IE	Turn BIT GATE to 6		
2400	MLDD	DATA COMPUTER lamp 18	OFF	
2410	MLDD	DATA COMPUTER lamps 19, 20 and 21	ON	
2420	IE	Turn BIT GATE to 7		
2430	MLDD	DATA COMPUTER lamp 19	OFF	
2440	MLDD	DATA COMPUTER lamps 20, 21 and 22	ON	
2450	IE	Turn BIT GATE to 8		
2460	MLDD	DATA COMPUTER lamp 20	OFF	
2470	MLDD	DATA COMPUTER lamps 21, 22 and 23	ON	
2480	IE	Turn BIT GATE to 9		
2490	MLDD	DATA COMPUTER lamp 21	OFF	
2500	MLDD	DATA COMPUTER lamps 22, 23 and 24	ON	
2510	IE	Turn BIT GATE to 10		
2520	MLDD	DATA COMPUTER lamp 22	OFF	
2530	MLDD	DATA COMPUTER lamps 23, 24 and 25	ON	
2540	IE	Turn BIT GATE to 11		
2550	MLDD	DATA COMPUTER lamp 23	OFF	
2560	IE	Turn BIT GATE to 12		
2570	MLDD	DATA COMPUTER lamp 24	OFF	
2580	IE	Turn BIT GATE to 13		
2590	MLDD	All DATA COMPUTER lamps	OFF	
2600	IE	Turn BIT GATE to 14		
2610	MLDD	All DATA COMPUTER lamps remain	OFF	
2620	MLDD	Press and release DATA Bits 15, 16 and 17		
2630	MLDD	DATA COMMAND lamps 15, 16 and 17	OFF	
2640	02B4	Disconnect spare probe		
2650	02B4	Close gate 02B4		
2660	02A3	Disconnect spare probe from SP2 and connect to SP1		
2670	MLDD	Turn DISPLAY SELECT to SP1		

Figure 7-17. Halt Checks (Sheet 9)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2670	TRMC	Connect spare probe to TP29		
2680	IE	Turn BIT GATE to 12		
2690	MLDD	Press and release A2, A3, A5 and A7		
2700	MLDD	COMMAND and COMPUTER lamps A2, A3, A5 and A7	ON	
2710	MLDD	Press and release COMPUTER CONTROL AUTO/MAN/PTC		
2720	MLDD	AUTO lamp	ON	
2730	MLDD	MAN/PTC lamp	OFF	
2740	MLDD	DATA COMPUTER lamps SIGN, 1, 2 and 3	ON	
2750	IE	Turn PHASE to C		
2760	IE	Turn BIT GATE to 11		
2770	MLDD	DATA COMPUTER lamps SIGN through 16	ON	
2780	MLDD	Press and release 0A8 and 0A9		
2790	MLDD	COMMAND and COMPUTER lamps 0A8 and 0A9	ON	
2800	MLDD	DATA COMPUTER lamps 9 through 16	ON	
2805	MLDD	DATA COMPUTER lamps 7 and 8	OFF	
2810	MLDD	Turn DISPLAY SELECT to HOPC1		
2820	MLDD	DATA COMPUTER lamps 9 through 16	OFF	
2830	MLDD	Turn DISPLAY SELECT to SP1		
2840	MLDD	DATA COMPUTER lamps 9 through 16	ON	
2850	IE	Turn BIT GATE to NONE		
2860	MLDD	DATA COMPUTER lamps 9 through 16	OFF	
2870	MLDD	DATA COMPUTER lamps SIGN through 6	ON	
2880	IE	Turn BIT GATE to 11		
2890	MLDD	DATA COMPUTER lamps SIGN through 6	OFF	
2900	MLDD	DATA COMPUTER lamps 9 through 16	ON	
2910	IE	Turn PHASE to NONE		
2920	MLDD	DATA COMPUTER lamps 9 through 16	OFF	
2930	MLDD	Press and release 0A8 and 0A9		

<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE OF</b>	<b>PAGES</b>	<b>NUMBER</b>	
X																			131		A- 64-385-9414

Figure 7-17. Halt Checks (Sheet 10)



INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME:		LVDC MANUAL EXERCISER	UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2940	MLDD	COMMAND and COMPUTER lamps 0A8 and 0A9	OFF	
2950	MLDD	Press and release A1, A5 and A7		
2960	MLDD	COMMAND and COMPUTER lamps A5 and A7	OFF	
2970	MLDD	COMMAND and COMPUTER lamps A1, A2 and A3	ON	
2980	IE	Turn PHASE to A		
2990	IE	Turn BIT GATE to 1		
3000	MLDD	DATA COMPUTER lamps 11 through 20	ON	
3005	MLDD	Press and release AUTO/MAN/PTC		
3006	MLDD	AUTO lamp	OFF	
3007	MLDD	MAN/PTC lamp	ON	
3008	MLDD	DATA COMPUTER lamps 11 through 20	OFF	
3010	IE	Turn CLOCK to NONE		
3020	MLDD	DATA COMPUTER lamps 11 through 20	OFF	
3030	IE	Turn PHASE and BIT GATE to NONE		
3040	MLDD	Press and release A1		
3050	MLDD	COMMAND and COMPUTER lamps A1	OFF	
3060	MLDD	Turn DISPLAY SELECT to NONE		
3070	TRMC	Disconnect spare probe from TP29		
3120	PC	Press and release COMPUTER SEQ OFF		
3130	PC	COMPUTER SEQ ON lamp	OFF	
3140	PC	COMPUTER SEQ OFF lamp (delayed)	ON	
3150	PC	Press and release ACME SEQ OFF		
3160	PC	ACME SEQ ON lamp	OFF	
3170	PC	ACME SEQ OFF lamp (delayed)	ON	
3200	PC	Press and release ACME SEQ ON		
3210	PC	ACME SEQ ON lamp	ON	
3220	PC	ACME SEQ OFF lamp	OFF	
3230	PC	Press and release COMPUTER SEQ ON		
3240	PC	COMPUTER SEQ ON lamp	ON	
3250	PC	COMPUTER SEQ OFF lamp	OFF	

DCO-64-941

Figure 7-17. Halt Checks (Sheet 11)

INTERNATIONAL BUSINESS MACHINES-																					
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000																		
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA																	
05		Perform operations in the Initialization portion of this procedure.																			
10	IE	If MANUAL HALT lamp is on, press and release MANUAL HALT/COMPTR HALT																			
15	IE	MANUAL HALT lamp	OFF																		
20	MLDD	COMPTR HALT lamp	ON																		
20	MLDD	Rotate DISPLAY SELECT switch to position 14																			
30	TRMC	Press and release MEMORY SIM lamp	ON																		
40	TRMC	ML lamp	OFF																		
50	IE	INTC lamp, if OFF go to Step 130.																			
55	IE	Press and release MANUAL HALT/COMPTR HALT																			
60	IE	MANUAL HALT lamp	ON																		
70	IE	COMPTR HALT lamp	ON																		
80	IE	INTC lamp	OFF																		
90	IE	Press and release MANUAL HALT/COMPTR HALT																			
100	IE	MANUAL HALT lamp	OFF																		
110	IE	COMPUTER HALT lamp	OFF																		
120	IE	INTC lamp	OFF																		
130	MLDD	DATA lamps (COMPTR and COMMAND)	OFF																		
140	MLDD	DATA lamp (Press and release if ON)	OFF																		
150	MLDD	INS lamp	ON																		
160	MLDD	Press and release Instruction Address A1 and A4																			
170	MLDD	COMMAND and COMPUTER A1 and A4 lamps	ON																		
180	01B4	Open gate and remove SMS Card A22																			
190	IE	MANUAL MLC INH lamp (Press and release MANUAL MLC INH if OFF)	ON																		
200	IE	MANUAL SSC INH lamp (Press and release MANUAL SSC INH if OFF)	ON																		
			DCO-64-941																		
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER
X																		134			A-64-385-9414

Figure 7-18. Interrupt Checks (Sheet 1 of 20)

INTERNATIONAL BUSINESS MACHINES-																			
UNIT NAME: LVDC MANUAL EXERCISER				UNIT NO. 690200															
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA															
210	IE	Press and release COMPTR HALT/ MANUAL HALT																	
220	IE	COMPTR HALT/MANUAL HALT lamps	ON																
230	IE	Press and release OP/TP																	
240	IE	OP lamp	ON																
250	IE	TP lamp	OFF																
260	TRMC	Press and release Tape Address ADR 5																	
270	TRMC	ADR5 lamp	ON																
280	MLDD	Press and release Data 23																	
290	MLDD	DATA COMMAND 23 lamp	ON																
300	MLDD	Press and release REPEAT/REPEAT																	
310	MLDD	REPEAT lamp	ON																
320	MLDD	REPEAT lamp	OFF																
330	MLDD	CST lamp	ON																
340	MLDD	DATA COMPUTER lamps 11 and 25	Flashing																
350	TRMC	Press and release Tape Address ADR 5																	
360	TRMC	ADR 5 lamp	OFF																
370	MLDD	Press and release Data 23																	
380	MLDD	DATA COMMAND 23 lamp	OFF																
390	MLDD	DATA COMPUTER lamps 11 and 25	OFF																
400	IE	Press and release OP/TP																	
410	IE	OP lamp	OFF																
420	IE	TP lamp	ON																
430	01B4	Replace SMS Card in Pos. A22 and close gate 01B4																	
440	IE	Press and release COMPTR HALT/ MANUAL HALT																	
450	IE	COMPTR HALT/MANUAL HALT lamps	OFF																
460	IE	Press and release REPEAT/REPEAT																	
470	IE	REPEAT lamp	OFF																
480	IE	REPEAT lamp	ON																
			DCO-64-940																
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF PAGES	NUMBER
X																		135	A-64-385-9414

Figure 7-18. Interrupt Checks (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-																																																	
UNIT NAME: LVDC MANUAL EXERCISER						UNIT NO. 6902000																																											
STEP	PANEL	OPERATION				NORMAL INDICATION	DATA																																										
490	MLDD	Press and release A3, A5, IS1, IS2, IS3,																																															
500	MLDD	COMMAND and COMPUTER A1, A3, A4, A5, IS1, IS2 and IS3 lamps				ON																																											
510	MLDD	DATA ADDRESS COMPUTER <del>DATA</del> , DM1, DM2, OP2 and OP4 lamps				ON																																											
520	MLDD	Press and release 0A4																																															
530	MLDD	COMMAND and COMPUTER 0A4 lamp				ON																																											
540	MLDD	DATA COMPTR lamp 12				ON																																											
550	MLDD	Press and release 0A1 DATA ADDRESS (COMMAND and COMPTR)				ON																																											
560	MLDD	DATA COMPTR lamp 12				OFF																																											
570	MLDD	Press and release 0A1 DATA ADDRESS (COMMAND and COMPTR)				OFF																																											
580	MLDD	DATA COMPTR lamp 12				ON																																											
590	MLDD	Press and release DATA ADDRESS 0A9 (COMMAND and COMPTR lamp)				ON																																											
600	MLDD	DATA COMPTR lamp 12				OFF																																											
610	MLDD	Press and release DATA ADDRESS 0A9 (COMMAND and COMPTR lamp)				OFF																																											
620	MLDD	DATA COMPTR lamp 12				ON																																											
630	MLDD	Press and release IS1, IS2, IS3 and A1																																															
640	MLDD	COMMAND and COMPUTER IS1, IS2, IS3 and A1 lamps				OFF																																											
650	MLDD	COMMAND and COMPUTER A3, A4, A5 and 0A4 lamps				ON																																											
660	MLDD	DATA COMPTR lamp 12				OFF																																											
670	MLDD	Press and release IS1, IS2, IS3 and A1																																															
						DCD-64-940																																											
<table border="1"> <tr> <td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td><td>G</td><td>H</td><td>I</td><td>J</td><td>K</td><td>L</td><td>M</td><td>N</td><td>O</td><td>P</td><td>Q</td><td>R</td><td>PAGE OF PAGES</td><td>NUMBER</td> </tr> <tr> <td>X</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>136</td><td>A- 64-385-9414</td> </tr> </table>										A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF PAGES	NUMBER	X																		136	A- 64-385-9414
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF PAGES	NUMBER																														
X																		136	A- 64-385-9414																														

Figure 7-18. Interrupt Checks (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-

UNIT NAME:

LVDC MANUAL EXERCISER

UNIT NO. 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
680	MLDD	COMMAND and COMPUTER IS1, IS2, IS3, A1, A3, A4, A5 and 0A4 lamps	ON	
690	MLDD	COMPUTER DX, DM1, DM2, OP2 and OP4 lamps	ON	
700	MLDD	DATA COMPTR lamp 12	ON	
710	IE	Press and release OP/TP		
720	IE	OP lamp	ON	
730	IE	TP lamp	OFF	
740	MLDD	DATA COMPTR lamp 12	OFF	
750	IE	RESET PIOR lamp	ON	
760	MLDD	CST lamp	ON	
770	IE	Press and release OP/TP		
780	IE	OP lamp	OFF	
790	IE	TP lamp	ON	
800	IE	Press and release RESET PIOR		
810	IE	RESET PIOR lamp	OFF	
820	MLDD	CST lamp	OFF	
830	MLDD	DATA COMPTR lamp 12	ON	
840	MLDD	Press and release 0A4		
850	MLDD	COMMAND and COMPTR 0A4 lamp	OFF	
860	MLDD	DATA COMPTR lamp 12	OFF	
870	MLDD	Press and release 0A3		
880	MLDD	COMMAND and COMPTR 0A3 lamp	ON	
890	MLDD	DATA COMPTR 11 and 25 lamps	ON	
900	MLDD	Press and release 0A1		
910	MLDD	COMMAND and COMPTR 0A1 lamp	ON	
920	MLDD	DATA COMPTR 11 and 25 lamps	OFF	
930	MLDD	Press and release 0A1		
940	MLDD	COMMAND and COMPTR 0A1 lamp	OFF	
950	MLDD	DATA COMPTR 11 and 25 lamps	ON	
960	MLDD	Press and release 0A3		
970	MLDD	COMMAND and COMPTR 0A3 lamp	OFF	

DCO-64-940

Figure 7-18. Interrupt Checks (Sheet 4)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
980	MLDD	DATA COMPTR 11 and 25 lamps	OFF	
990	MLDD	Press and release 0A1		
1000	MLDD	COMMAND and COMPUTER 0A1 lamp	ON	
1010	MLDD	Press and release 0A6		
1020	MLDD	COMMAND 0A6 lamp	ON	
1030	MLDD	ON, ADVANCE and CST lamps	OFF	
1040	MLDD	Press and release 0A6		
1050	MLDD	COMMAND 0A6 lamp	OFF	
1060	MLDD	Press and release 0A1		
1070	MLDD	COMMAND and COMPUTER 0A1 lamp	OFF	
1080	MLDD	Press and release A2, A3, A8, IS1, IS2, and IS3		
1090	MLDD	COMMAND and COMPUTER IS1, IS2, IS3, and A3 lamps	OFF	
1100	MLDD	DATA ADDRESS COMPUTER DX, DM1, DM2, and OP2 lamps	OFF	
1110	MLDD	COMPUTER OP3, and OP4 lamps	ON	
1120	MLDD	COMMAND and COMPUTER A1, A2, A4, A5 and A8 lamps	ON	
1130	MLDD	Press and release SINGLE STEP ON/OFF		
1140	MLDD	ON, ADVANCE and CST lamps	ON	
1150	MLDD	OFF lamp	OFF	
1160	MLDD	Press and release A1 and A3		
1170	MLDD	COMPTR A1, A2, A4, A5, and A8 lamps	ON	
1180	MLDD	COMMAND A1 lamp	OFF	
1190	MLDD	COMMAND A2, A3, A4, A5 and A8 lamp	ON	
1200	02A3 MLDD	If the Spare Probe is connected to SP1, rotate display select to position SP1; if Spare Probe is connected to SP2, rotate display select to SP2 position.		
1210	E	Rotate phase select switch to position B.		

DCO-64-940

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER
X																		138			A-64-385-9414

Figure 7-18. Interrupt Checks (Sheet 5)

INTERNATIONAL BUSINESS MACHINES--																				
UNIT NAME: LVDC MANUAL EXERCISER						UNIT NO. 6902000														
STEP	PANEL	OPERATION				NORMAL INDICATION	DATA													
1220	IE	Turn BIT GATE to 5																		
1230	TRMC	Connect Spare Probe to TP30																		
1240	IE	Turn CLOCK to Y																		
1250	MLDD	Press and release 0A8																		
1260	MLDD	COMMAND 0A8 lamp				ON														
1270	MLDD	Press and release REPEAT/SINGLE																		
1280	MLDD	Press and release ADVANCE/CST																		
1290	MLDD	ADVANCE and CST lamps				OFF														
1300	MLDD	ON lamp				ON														
1310	IE	INTC lamp				ON														
1320	MLDD	DATA COMPUTER SIGN through 12 lamps				ON														
1330	MLDD	COMMAND and COMPTR A2, A3, A4, A5 and A8 lamps				ON														
1340	MLDD	REPEAT lamp				OFF														
1350	MLDD	SINGLE lamp				ON														
1360	MLDD	Press and release REPEAT/SINGLE																		
1370	MLDD	REPEAT lamp				ON														
1380	MLDD	SINGLE lamp				OFF														
1390	MLDD	DATA COMPUTER SIGN through 25 lamps				ON														
1400	MLDD	Press and release A4, A5 and A6																		
1410	MLDD	COMMAND A2, A3, A6 and A8 lamps				ON														
1420	MLDD	COMPTR A2, A3, A6 and A8 lamps				ON														
1430	MLDD	Press and release 0A8																		
1440	MLDD	COMMAND and COMPTR 0A8 lamp				OFF														
1450	MLDD	Press and release 0A9																		
1460	MLDD	COMMAND 0A9 lamp				ON														
1470	MLDD	ADVANCE and CST lamps				ON														
1480	MLDD	Press and release 0A9																		
1490	MLDD	COMMAND 0A9 lamp				OFF														
1500	MLDD	Press and release A2, A8 and A7																		
1510	MLDD	COMMAND A2 and A8 lamps				OFF														
						DCO-64-940														
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF	PAGES	NUMBER
X																		139		A-64-385-9414

Figure 7-18. Interrupt Checks (Sheet 6)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: 'LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
1520	MLDD	COMMAND A7 lamp	ON	
1530	MLDD	Press and release ADVANCE/CST		
1540	MLDD	COMPTR and COMMAND A3, A6 and A7 lamps	ON	
1550	MLDD	Press and release 0A5, 0A4, and 0A2		
1560	MLDD	COMMAND 0A5, 0A4, and 0A2 lamps	ON	
1570	IE	Turn BIT GATE to 2		
1580	MLDD	Press and release ADVANCE/CST (2 times)		
1590	MLDD	COMPUTER 0A5, 0A4 and 0A2 lamps	ON	
1600	MLDD	DATA COMPUTER 22, 23, 24, and 25 lamps	ON	
1610	IE	INTC lamp	OFF	
1620	MLDD	Press and release 0A5 and 0A4		
1630	MLDD	COMMAND 0A5 and 0A4 lamps	OFF	
1640	MLDD	Press and release SINGLE STEP ON/OFF		
1650	MLDD	ON, ADVANCE and CST lamps	OFF	
1660	MLDD	OFF lamp	ON	
1670	MLDD	COMPTR 0A5 and 0A4 lamps	OFF	
1680	MLDD	Press and release 0A8		
1690	MLDD	COMMAND and COMPTR 0A8 lamp	ON	
1700	MLDD	Press and release 0A2		
1710	MLDD	COMMAND and COMPTR 0A2 lamp	OFF	
1720	IE	INTC lamp	ON	
1730	MLDD	Press and release 0A8		
1740	MLDD	COMMAND and COMPTR 0A8 lamp	OFF	
1750	MLDD	Press and release MANUAL RE-START		
1760	IE	INTC lamp	OFF	
1770	IE	MANUAL MLC INH lamp (if OFF press and release MANUAL MLC INH)	ON	

DCO-64-940

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER	
X																			140			A-64-385-9414

Figure 7-18. Interrupt Checks (Sheet 7)



INTERNATIONAL BUSINESS MACHINES-									
UNIT NAME: LVDC MANUAL EXERCISER						UNIT NO. 6902000			
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA					
1780	IE	MANUAL SSC INH lamp (if OFF press and release MANUAL SSC INH)	ON						
1790	MLDD	Press and release COMMAND DISPLAY RESET and COMPTR DISPLAY RESET							
1800	MLDD	COMMAND and COMPTR ADR lamps	OFF						
1810	IE	INTC lamp	ON						
1820	MLDD	Turn DISPLAY SELECT to position 14							
1830	MLDD	ALL DATA COMPTR lamps	OFF						
1840	MLDD	Press and release MANUAL RESTART							
1850	IE	INTC lamp	OFF						
1860	MLDD	Press and release ON/OFF							
1870	MLDD	ON, ADVANCE and CST lamps	ON						
1880	MLDD	OFF lamp.	OFF						
1890	IE	Press and release OP/TP							
1900	IE	OP lamp	ON						
1910	IE	TP lamp	OFF						
1920	TRMC	Press and release ADR 3							
1930	TRMC	ADR 3 lamp	ON						
1940	MLDD	Press and release 0A1, 0A2 and 0A3							
1950	MLDD	COMMAND 0A1, 0A2 and 0A3 lamps	ON						
1960	MLDD	Press and release ADVANCE/CST							
1970	MLDD	All DATA lamps except 10 (DATA LAMP 10 may be on)	OFF						
1980	MLDD	COMPTR 0A1, 0A2, 0A3 and A2 lamps	ON						
1990	IE	INTC lamp	OFF						
2000	IE	EAM lamp	ON						
2010	IE	Press and release OP/TP							
2020	IE	OP lamp	OFF						
2030	IE	TP lamp	ON						
2035	IE	Press and release RESET PIOR							
2036	IE	RESET PIOR lamp	OFF						
2040	IE	INTC lamp	ON						
2050	MLDD	DATA COMPTR SIGN through 25 lamps	ON						
2060	MLDD	ADVANCE/CST lamps	OFF						
2070	IE	Press and release MANUAL MLC INH							
2075	IE	MANUAL MLC INH lamp	OFF						

DCO-64-941

<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE</b>	<b>OF</b>	<b>PAGES</b>	<b>NUMBER</b>
X																		141			A- 64-385-9414

Figure 7-18. Interrupt Checks (Sheet 8)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
2090	IE	Press and release MANUAL SSC INH		
2100	IE	MANUAL SSC INH lamp	OFF	
2110	MLDD	Press and release 0A1, 0A2 and 0A3		
2120	MLDD	COMMAND and COMPTR 0A1, 0A2 and 0A3 lamps	OFF	
2130	TRMC	Press and release ADR 3		
2140	IE	Press and release ERROR RESET		
2150	IE	EAM lamp	OFF	
2160	IE	INTC lamp	OFF	
2170	MLDD	DATA COMPUTER SIGN through 25 lamps	OFF	
2180	MLDD	ADVANCE/CST lamps	ON	
2190	TRMC	Press and release ADR 5		
2200	TRMC	ADR 5 lamp	ON	
2210	MLDD	Press and release DS3		
2220	MLDD	DS 3 lamp	ON	
2230	MLDD	Press and release ADVANCE/CST		
2240	MLDD	ADVANCE and CST lamps	OFF	
2250	MLDD	ON lamp	ON	
2260	IE	INTC lamp	ON	
2270	TRMC	Press and release ADR 5		
2280	TRMC	ADR 5 lamp	OFF	
2290	MLDD	Press and release DS 3 lamp		
2300	MLDD	DS 3 lamp	OFF	
2310	MLDD	Press and release 0A1, 0A2, 0A4, 0A5		
2320	MLDD	COMMAND and COMPUTER 0A1, 0A2, 0A4 and 0A5 lamps	ON	
2330	IE	INTC lamp	ON	
2340	MLDD	Press and release 0A2		
2350	MLDD	COMMAND and COMPUTER 0A2 lamp	OFF	
2360	MLDD	Press and release 0A1		
2370	MLDD	COMMAND and COMPUTER 0A1 lamp	OFF	
2380	IE	INTC lamp	ON	

DCO-64-940

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER	
X																			142			A- 64-385-9414

Figure 7-18. Interrupt Checks (Sheet 9)

INTERNATIONAL BUSINESS MACHINES-						
UNIT NAME: LVDC MANUAL EXERCISER				UNIT NO. 6902000		
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA		
2390	MLDD	Press and release 0A3				
2400	MLDD	COMMAND and COMPUTER 0A3 lamp	ON			
2410	MLDD	Press and release 0A2				
2420	MLDD	COMMAND and COMPUTER 0A2 lamp	ON			
2430	IE	INTC lamp	ON			
2440	MLDD	Press and release 0A4				
2450	MLDD	COMMAND and COMPUTER 0A4 lamp	OFF			
2460	MLDD	Press and release 0A3				
2470	MLDD	COMMAND and COMPUTER 0A3 lamp	OFF			
2480	IE	INTC lamp	ON			
2490	MLDD	Press and release 0A5				
2500	MLDD	COMMAND and COMPUTER 0A5 lamp	OFF			
2510	MLDD	Press and release 0A4				
2520	MLDD	COMMAND and COMPUTER 0A4 lamp	ON			
2530	IE	INTC lamp	ON			
2540	MLDD	Press and release 0A6				
2550	MLDD	COMMAND and COMPUTER 0A6 lamp	ON			
2560	MLDD	Press and release 0A5				
2570	MLDD	COMMAND and COMPUTER 0A5 lamp	ON			
2580	IE	INTC lamp	ON			
2590	MLDD	Press and release 0A7				
2600	MLDD	COMMAND and COMPUTER 0A7 lamp	ON			
2610	MLDD	Press and release 0A6				
2620	MLDD	COMMAND and COMPUTER 0A6 lamp	OFF			
2630	IE	INTC lamp	ON			
2640	MLDD	Press and release COMMAND DISPLAY RESET				
2650	MLDD	COMMAND and COMPUTER lamps	OFF			
2660	MLDD	Press and release 0A9				
2670	MLDD	COMMAND 0A9 lamp	ON			
2680	MLDD	ADVANCE/CST lamps	ON			
2690	IE	INTC lamp	ON			
2700	MLDD	Press and release 0A9				
2710	MLDD	COMMAND 0A9 lamp	OFF			
2720	MLDD	Press and release 0A2, 0A4 and 0A5				
			DCO-64-941			
A	B	C	D	E	F	G
X						
H	I	J	K	L	M	N
O	P	Q	R	PAGE	OF	PAGES
				143		
						NUMBER
						A-64-385-9414

Figure 7-18. Interrupt Checks (Sheet 10)

INTERNATIONAL BUSINESS MACHINES-						
UNIT NAME: LVDC MANUAL EXERCISER				UNIT NO. 6902000		
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA		
2730	MLDD	COMMAND 0A2, 0A4 and 0A5 lamps	ON			
2740	MLDD	Press and release ADVANCE/CST				
2750	MLDD	COMPUTER 0A2, 0A4 and 0A5 lamps	ON			
2760	MLDD	Press and release 0A2, 0A4 and 0A5				
2770	MLDD	COMMAND 0A2, 0A4 and 0A5 lamps	OFF			
2780	IE	INTC lamp	ON			
2790	TRMC	Press and release ADR 5				
2800	TRMC	ADR 5 lamp	ON			
2810	MLDD	Press and release DS 4				
2820	MLDD	COMMAND DS 4 lamp	ON			
2830	MLDD	Press and release ADVANCE/CST				
2840	MLDD	COMPUTER 0A2, 0A4, and 0A5 lamps	OFF			
2850	IE	INTC lamp	OFF			
2860	TRMC	Press and release ADR 5				
2870	TRMC	ADR 5 lamp	OFF			
2880	MLDD	Press and release DS 4				
2890	MLDD	COMMAND DS 4 lamp	OFF			
2900	TRMC	Press and release ADR1, ADR2				
2910	TRMC	ADR1, ADR2 and ADR6 lamps	ON			
2920	MLDD	Press and release 0A5				
2930	MLDD	COMMAND 0A5 lamp	ON			
2940	MLDD	Press and release ADVANCE/CST				
2950	IE	INTC lamp (if ALL lamp is ON)	ON			
2960	IE	Press and release MANUAL HALT/ COMPTR HALT				
2970	IE	MANUAL HALT and COMPTR HALT lamps	ON			
2980	IE	CHANNEL lamp (if OFF press and release)	ON			
2990	IE	MODULE lamp	OFF			
3000	IE	Press and release ALL				
3010	IE	ALL lamp	ON			
3012	IE	Press and release MANUAL HALT				
3013	MLDD	Press and release ON/OFF				
3014	MLDD	Press and release ADVANCE				
3015	MLDD	Press and release ON/OFF				
3020	IE	INTC lamp	ON			
DCO-64-941						
<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>
<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>
<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE</b>	<b>OF</b>	<b>PAGES</b>
<b>X</b>				144		<b>NUMBER</b>
						A-64-385-9414

Figure 7-18. Interrupt Checks (Sheet 11)

INTERNATIONAL BUSINESS MACHINES--				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
3030	MLDD	ON, ADVANCE and CST lamps	OFF	
3040	MLDD	Press and release MANUAL RE-START		
3060	MLDD	Press and release SINGLE STEP ON/OFF		
3070	MLDD	ON, ADVANCE and CST lamps	ON	
3090	IE	INTC lamp	OFF	
3100	IE	Press and release MANUAL HALT/COMPTR HALT		
3110	IE	MANUAL HALT and COMPTR HALT lamps	ON	
3120	IE	Press and release CHANNEL 1 (CH2=1, CH3=0, CH2=0, CH3=1)		
3130	IE	ALL lamp	OFF	
3140	IE	CHANNEL 1 (CH2=1, CH3=0) lamp	OFF	
3150	IE	CHANNEL 1 (CH2=0, CH3=1) lamp	ON	
3160	IE	Press and release MANUAL HALT/COMPTR HALT		
3170	IE	MANUAL HALT and COMPTR HALT lamps	OFF	
3180	MLDD	Press and release 0A5		
3190	MLDD	COMMAND and COMPUTER 0A5 lamp	OFF	
3200	TRMC	Press and release ADR 3 lamp	ON	
3210	TRMC	Press and release ADR1, ADR2 and ADR3		
3220	TRMC	ADR1, ADR2, ADR3 and ADR6 lamps	OFF	
3230	MLDD	Press and release A2 and A3		
3240	MLDD	COMMAND and COMPUTER A2 and A3 lamps	ON	
3250	MLDD	Press and release ON/OFF		
3260	MLDD	ON lamp	ON	
3270	MLDD	OFF lamp	OFF	
3280	MLDD	Press and release 0A9		
3290	MLDD	COMMAND 0A9 lamp	ON	
3300	MLDD	Press and release COMPTR DISPLAY RESET		
3310	IE	Press and release ERROR RESET		
3320	IE	COMPTR ALARM lamp	OFF	

DCO-64-941

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER
X																		145			A- 64-385-9414

Figure 7-18. Interrupt Checks (Sheet 12)

INTERNATIONAL BUSINESS MACHINES-																					
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000																		
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA																	
3330	MLDD	Turn DISPLAY SELECT to 14																			
3340	MLDD	Press and release 0A9																			
3350	MLDD	COMMAND 0A9 lamp	OFF																		
3360	MLDD	Press and release A1, A3, and A5																			
3370	MLDD	COMMAND A3 lamp	OFF																		
3380	MLDD	COMMAND A1, A2 and A5 lamps	ON																		
Note:		DATA COMPUTER 10 lamp will flash ON and then go OFF when step 3390 is exercised																			
3390	MLDD	Press and release ON/OFF																			
3400	MLDD	DATA COMPUTER lamp 10	ON/OFF																		
3410	MLDD	ON, ADVANCE and CST lamps	OFF																		
3420	MLDD	OFF lamp	ON																		
3430	MLDD	COMPUTER A1, A2 and A5 lamps	ON																		
3440	IE	COMPTR ALARM lamp	ON																		
3450	IE	INTC lamp	ON																		
3460	MLDD	Press and release MANUAL RE-START																			
3470	IE	INTC lamp	OFF																		
3480	MLDD	Press and release COMMAND DISPLAY RESET																			
3490	MLDD	All COMMAND and COMPUTER lamps	OFF																		
3500	IE	Press and release MANUAL MLC INH																			
3510	IE	MANUAL MLC INH lamp	ON																		
3520	IE	Press and release MANUAL SSC INH																			
3530	IE	MANUAL SSC INH lamp	ON																		
3540	MLDD	Press and release A2 and A3																			
3550	MLDD	COMMAND and COMPUTER A2 and A3 lamps	ON																		
3560	MLDD	Press and release ON/OFF																			
3570	MLDD	ON, ADVANCE and CST lamps	ON																		
3580	MLDD	OFF lamp	OFF																		
			DCO-64-940																		
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER
X																		146			A-64-385-9414

Figure 7-18. Interrupt Checks (Sheet 13)

INTERNATIONAL BUSINESS MACHINES-																				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000																	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA																
3590	MLDD	Press and release 0A9																		
3600	MLDD	COMMAND 0A9 lamp	ON																	
3610	MLDD	Press and release COMPUTER DISPLAY RESET																		
3620	IE	Press and release ERROR RESET																		
3630	IE	COMPUTER ALARM lamp	OFF																	
3640	MLDD	Press and release 0A9																		
3650	MLDD	COMMAND 0A9 lamp	OFF																	
3660	IE	Press and release OP/TP																		
3670	IE	OP lamp	ON																	
3680	IE	TP lamp	OFF																	
3690	MLDD	Press and release ADVANCE/CST																		
3700	IE	RESET PIOR lamp	ON																	
3710	IE	Press and release RESET PIOR																		
3720	IE	RESET PIOR lamp	OFF																	
Note:		DATA COMPUTER 10 lamp (may be ON or OFF)																		
3730	IE	Press and release OP/TP																		
3740	IE	OP lamp	OFF																	
3750	IE	TP lamp	ON																	
3760	MLDD	Press and release ON/OFF																		
3770	MLDD	ON, ADVANCE and CST lamps	OFF																	
3780	MLDD	OFF lamp	ON																	
3790	MLDD	DATA COMPTR SIGN through 25 lamps	OFF																	
3800	MLDD	Press and release MANUAL RESTART																		
3810	IE	INTC lamp	OFF																	
3820	MLDD	Press and release COMMAND DISPLAY RESET																		
3830	MLDD	All COMMAND lamps	OFF																	
3840	MLDD	Press and release ERROR OVER RIDE																		
3850	MLDD	ERROR OVER RIDE lamp	ON																	
3860	MLDD	Press and release A2 and A3																		
3870	MLDD	COMMAND and COMPUTER A2 and A3 lamps	ON																	
			DCO-64-940																	
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF	PAGES	NUMBER
X																		147		A-64-385-9414

Figure 7-18. Interrupt Checks (Sheet 14)

INTERNATIONAL BUSINESS MACHINES-																						
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000																			
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA																		
3880	MLDD	Press and release ON/OFF																				
3890	MLDD	ON, ADVANCE and CST lamps	ON																			
3900	MLDD	OFF lamp	OFF																			
3910	MLDD	Press and release 0A9																				
3920	MLDD	COMMAND 0A9 lamp	ON																			
3930	MLDD	Press and release COMPTR DISPLAY RESET																				
3940	IE	Press and release ERROR RESET																				
3950	IE	COMPTR ALARM lamp	OFF																			
3960	MLDD	Turn DISPLAY SELECT to 14																				
3970	MLDD	Press and release 0A9																				
3980	MLDD	COMMAND 0A9 lamp	OFF																			
3990	MLDD	Press and release A1, A3, and A5																				
4000	MLDD	COMMAND A3 lamp	OFF																			
4010	MLDD	COMMAND A1, A2 and A5 lamps	ON																			
4020	MLDD	Press and release ON/OFF																				
4030	MLDD	ON, ADVANCE and CST lamps	OFF																			
4040	MLDD	OFF lamp	ON																			
4050	MLDD	COMPUTER A1, A2 and A5 lamps	ON																			
4060	IE	INTC lamp	OFF																			
4070	MLDD	Press and release ERROR OVER RIDE																				
4080	MLDD	ERROR OVER RIDE lamp	OFF																			
4090	IE	INTC lamp	ON																			
4100	MLDD	Press and release MANUAL RESTART																				
4110	IE	INTC lamp	OFF																			
4120	MLDD	Press and release COMMAND DISPLAY RESET																				
4130	MLDD	All COMMAND lamps	OFF																			
4140	MLDD	Press and release A1, A2 and A3																				
4150	MLDD	COMMAND and COMPUTER A1, A2 and A3 lamps	ON																			
4160	MLDD	Press and release ON/OFF																				
4170	MLDD	ON, ADVANCE and CST lamps	ON																			
4180	MLDD	OFF lamp	OFF																			
4190	MLDD	Press and release REPEAT/SINGLE																				
4200	MLDD	REPEAT lamp	OFF																			
			DCO-64-940																			
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER	
X																		148			A-	64-385-9414

Figure 7-18. Interrupt Checks (Sheet 15)



**INTERNATIONAL BUSINESS MACHINES-**

**UNIT NAME:** MANUAL EXERCISER **UNIT NO.** 6902000

STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
4210	MLDD	SINGLE lamp	ON	
4220	IE	MANUAL MLC INH lamp (Press and release if OFF)	ON	
4230	IE	MANUAL SSC INH lamp (Press and release if OFF)	ON	
4235	MLDD	Press and release A1, A2 and A3		
4236	MLDD	COMMAND and COMPUTER A1, A2 and A3 lamps	ON	
4240	IE	Press and release OP/TP		
4250	IE	OP lamp	ON	
4260	IE	TP lamp	OFF	
4270	IE	Press and release MANUAL HALT/ COMPUTER HALT		
4280	MLDD	ON, ADVANCE and CST lamps	OFF	
4290	MLDD	Press and release COMPUTER DISPLAY RESET		
4300	MLDD	DATA COMPUTER 8 and 22 lamps	ON	
4310	IE	RESET PIOR lamp	ON (Dim)	
4315	MLDD	Press and release REPEAT/SINGLE		
4320	MLDD	REPEAT lamp	ON	
4330	MLDD	SINGLE lamp	OFF	
4340	IE	Press and release OP/TP		
4350	IE	OP lamp	OFF	
4360	IE	TP lamp	ON	
4370	IE	Press and release MANUAL HALT/ COMPUTER HALT		
4380	IE	MANUAL HALT and COMPUTER HALT lamps	OFF	
4390	IE	INTC lamp	ON	
4400	MLDD	Press and release MANUAL RESTART		
4410	IE	INTC lamp	OFF	
4420	MLDD	Press and release COMMAND DISPLAY RESET		
4430	MLDD	All COMMAND lamps	OFF	
4440	MLDD	Press and release ON/OFF		
4450	MLDD	ON, ADVANCE and CST lamps	ON	
4460	IE	Press and release I/O Reg. RESET		
4470	IE	Press and release I/O Reg. No. 2		
4480	IE	I/O Reg. No. 2 lamp	ON	
4490	IE	Press and release I/O Reg. RESET		

DCO-64-941

<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>	<b>M</b>	<b>N</b>	<b>O</b>	<b>P</b>	<b>Q</b>	<b>R</b>	<b>PAGE</b>	<b>OF</b>	<b>PAGES</b>	<b>NUMBER</b>
X																		149			A-64-385-9414

Figure 7-18. Interrupt Checks (Sheet 16)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME:		LVDC MANUAL EXERCISER	UNIT NO.	6902000
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
4500	IE	All I/O Reg. lamps	OFF	
4510	IE	Press and release I/O Reg. Bit 12		
4520	IE	I/O Reg. No. 2 lamp	ON	
4530	IE	Press and release MANUAL MLC INH		
4540	IE	MANUAL MLC INH lamp	OFF	
4550	IE	Press and release OP/TP		
4560	IE	OP lamp	ON	
4570	IE	TP lamp	OFF	
4580	MLDD	Press and release ADVANCE/CST until INTC lamp goes ON and I/O Reg. No. 2 lamp 12 goes OFF		
4590	IE	INTC lamp	ON	
4600	IE	I/O Reg. No. 2 lamp 12	OFF	
4610	MLDD	Press and release COMPUTER DISPLAY RESET		
4620	IE	Press and release OP/TP		
4630	IE	OP lamp	OFF	
4640	IE	TP lamp	ON	
4650	MLDD	Press and release MANUAL RESTART		
4660	IE	INTC lamp	OFF	
4665	MLDD	Press and release A1, A2 and A3		
4666	MLDD	COMMAND and COMPUTER lamps A1, A2 and A3	OFF	
4670	TRMC	Press and release ADR 5		
4680	TRMC	ADR 5 lamp	ON	
4690	MLDD	Press and release A2		
4700	MLDD	COMMAND A2 lamp	ON	
4710	IE	DISCR MLC INH lamp	ON	
4720	IE	Press and release OP/TP		
4730	IE	OP lamp	ON	
4740	IE	TP lamp	OFF	
4750	IE	INTC lamp	OFF	
4760	IE	Press and release OP/TP		
4770	IE	OP lamp	OFF	
4780	IE	TP lamp	ON	
4790	MLDD	Press and release MANUAL RESTART		
4800	IE	RESET PIOR lamp	OFF	

DCO-64-941

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER	
X																			150			A- 64-385-9414

Figure 7-18. Interrupt Checks (Sheet 17)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
4810	MLDD	CST lamp	OFF	
4820	MLDD	Press and release A2		
4830	MLDD	COMMAND A2 lamp	OFF	
4840	IE	DISCR MLC INH lamp	OFF	
4850	IE	Press and release MANUAL SSC INH		
4860	IE	MANUAL SSC INH lamp	OFF	
4870	IE	Press and release MANUAL MLC INH		
4880	IE	MANUAL MLC INH lamp	ON	
4890	MLDD	Press and release A1		
4900	MLDD	COMMAND A1 lamp	ON	
4910	IE	DISCR SSC INH lamp	ON	
4920	MLDD	Press and release ON/OFF		
4930	MLDD	ON and CST lamps	ON	
4940	IE	Press and release I/O Reg. No. 25		
4950	IE	I/O Reg. No. 2 lamp 25	ON	
4960	MLDD	Press and release ON/OFF		
4970	MLDD	ON and CST lamps	OFF	
4980	MLDD	OFF lamp	ON	
4990	IE	Press and release OP/TP		
5000	IE	OP and RESET PIOR lamps	ON	
5010	IE	TP and INTC lamps I/O Reg. No. 2 lamp 25	OFF	
5020	IE	Press and release OP/TP		
5030	IE	OP lamp	OFF	
5040	IE	TP lamp	ON	
5050	MLDD	Press and release MANUAL RESTART		
5060	MLDD	CST lamp	OFF	
5070	IE	RESET PIOR lamp	OFF	
5080	MLDD	Press and release A1		
5090	MLDD	COMMAND A1 lamp	OFF	

DCO-64-941

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER	
X																			151			A-64-385-9414

Figure 7-18. Interrupt Checks (Sheet 18)

INTERNATIONAL BUSINESS MACHINES-												
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO. 6902000									
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA								
5100	TRMC	Press and release ADR 5										
5110	TRMC	ADR 5 lamp	OFF									
5120	IE	DISCR SSC INH lamp	OFF									
5130	MLDD	Press and release ON/OFF										
5140	MLDD	ON, ADVANCE and CST lamps	ON									
5150	IE	Press and release I/O Reg. No. 2 RESET										
5155	IE	Press and release RESET PIOR										
5160	IE	Press and release OP/TP										
5170	IE	OP lamp	ON									
5180	IE	TP lamp	OFF									
5190	MLDD	Press and release ON/OFF										
5200	MLDD	ON and ADVANCE lamps	OFF									
5210	MLDD	CST lamps	ON									
5220	IE	RESET PIOR and INTC lamps	ON									
5230	IE	Press and release OP/TP										
5240	IE	OP lamp	OFF									
5250	IE	TP lamp	ON									
5260	MLDD	Press and release COMPTR DIS- PLAY RESET										
5270	MLDD	Press and release COMMAND DIS- PLAY RESET										
5280	MLDD	Press and release MANUAL RESTART										
5290	MLDD	Press and release ON/OFF										
5300	PC	Press and release COMPUTER POWER SEQ OFF										
5310	PC	COMPUTER POWER SEQ ON lamp	OFF									
5320	PC	COMPUTER POWER SEQ OFF lamp (delayed)	ON									
5330	PC	Press and release ACME POWER SEQ OFF										
5340	PC	ACME POWER SEQ ON lamp	OFF									
5350	PC	ACME POWER SEQ OFF lamp (delayed)	ON									
5360	PC	Press and release MAIN POWER OFF										
			DCO-64-941									
A B C D E F G H I J K L M N O P Q R										PAGE OF	PAGES	NUMBER
X										152		A- 64-385-9414

Figure 7-18. Interrupt Checks (Sheet 19)

INTERNATIONAL BUSINESS MACHINES-																				
UNIT NAME: LVDC MANUAL EXERCISER								UNIT NO. 6902000												
STEP	PANEL	OPERATION					NORMAL INDICATION	DATA												
5370	PC	MAIN POWER ON, PHASE 1, 2, 3, and FAN lamps					OFF													
5380	PC	MAIN POWER OFF lamp					ON													
5390	PC	Pull EMERGENCY PULL																		
5400	PC	MAIN POWER OFF, ACME POWER SEQ OFF and COMPUTER POWER SEQ OFF lamps					OFF													
5410	01B	Open side panel 01B and record ETI					ETI hrs													
5420	01B	Close side panel 01B																		
DCO-64-940																				
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF	PAGES	NUMBER
X																		153		A- 64-385-9414

Figure 7-18. Interrupt Checks (Sheet 20)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	PC	Connect a digital voltmeter (DVM) between test points -26.5 VDC and GRD.		
20	PC	Turn -26.5 VDC adjustment full CCW		
30	DVM	Record voltage	-25.185 to -25.815 VDC	
40	PC	Turn -26.5 VDC adjustment full CW		
50	DVM	Record voltage	-27.185 to -27.815 VDC	
60	PC	Set the -26.5 VDC adjustment so that -26.5 VDC is read on the DVM.	-26.47 to -26.53 VDC	
70	PC	Disconnect lead from -26.5 VDC TP and connect to -12 VDC.		
80	PC	Turn -12 VDC adjustment full CCW		
90	DVM	Record voltage	-10.81 to -11.19 VDC	
100	PC	Turn -12 VDC adjustment full CW		
110	DVM	Record voltage	-12.81 to -13.19 VDC	
120	PC	Set -12 VDC adjustment so that -12 VDC is read on the DVM. Record.	-11.98 to -12.1 VDC	
130	PC	Disconnect lead from -12 VDC TP and connect to 12 VDC		
140	PC	Turn 12 VDC adjustment full CCW		
150	DVM	Record voltage	10.79 to 11.21 VDC	
160	PC	Turn 12 VDC adjustment full CW		
170	DVM	Record voltage	12.79 to 13.21 VDC	
180	PC	Set 12 VDC adjustment so that 12 VDC is read on the DVM. Record.	11.98 to 12.05 VDC	
190	PC	Disconnect lead from 12 VDC TP and connect to -6 VDC		
200	PC	Turn -6 VDC adjustment full CCW		
210	DVM	Record voltage	-4.89 to -5.11 VDC	
220	PC	Turn -6 VDC adjustment full CW		

Figure 7-19. Secondary Power Adjustments (Sheet 1 of 2)

INTERNATIONAL BUSINESS MACHINES-																																																				
UNIT NAME: LVDC MANUAL EXERCISER								UNIT NO.																																												
STEP	PANEL	OPERATION					NORMAL INDICATION		DATA																																											
230	DVM	Record voltage					-6.89 to																																													
240	PC	Set -6 VDC adjustment so that -6 VDC is read on the DVM. Record. Disconnect test leads from -6 VDC and GRD test points.					-7.11 VDC																																													
250	PC						-5.985 to		-6.05 VDC																																											
<table border="1" style="width:100%; border-collapse: collapse;"> <tr> <td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td><td>G</td><td>H</td><td>I</td><td>J</td><td>K</td><td>L</td><td>M</td><td>N</td><td>O</td><td>P</td><td>Q</td><td>R</td><td>PAGE OF</td><td>PAGES</td><td>NUMBER</td> </tr> <tr> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>A- 64-385-9415</td> </tr> </table>											A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF	PAGES	NUMBER																					A- 64-385-9415
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF	PAGES	NUMBER																																
																				A- 64-385-9415																																

Figure 7-19. Secondary Power Adjustments (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
10	PC	Connect a digital voltmeter (DVM) between the +20 VDC and RET jacks		
20	PC	Turn +20 VDC adjustment full CCW		
30	DVM	Record voltage	18.71 to 19.29 VDC	
40	PC	Turn +20 VDC adjustment full CW		
50	DVM	Record voltage	20.71 to 21.29 VDC	
60	PC	Set +20 VDC adjustment so that 20 VDC is read on the DVM Record	19.985 to 20.015 VDC	
70	PC	Disconnect meter leads from +20 VDC and RET jacks and connect to +12 VDC and RET jacks		
80	PC	Turn +12 VDC adjustment full CCW		
90	DVM	Record voltage	10.79 to 11.21 VDC	
100	PC	Turn +12 VDC adjustment full CW		
110	DVM	Record voltage	12.79 to 13.21 VDC	
120	PC	Set +12 VDC adjustment so that 12 VDC is read on the DVM. Record	11.99 to 12.01 VDC	
130	PC	Disconnect meter leads from +12 VDC and RET jacks and connect to +6 VDC and RET jacks.		
140	PC	Turn +6 VDC adjustment full CCW		
150	DVM	Record voltage	4.89 to 5.11 VDC	
160	PC	Turn +6 VDC adjustment full CW		
170	DVM	Record voltage	6.89 to 7.11 VDC	
180	PC	Set +6 VDC adjustment so that 6 VDC is read on the DVM. Record	5.99 to 6.01 VDC	
190	PC	Disconnect meter leads from +6 VDC and RET jacks and connect to -3 VDC and RET jacks.		

Figure 7-20. Computer Power Adjustments (Sheet 1 of 3)



INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
200	PC	Turn -3 VDC adjustment full CCW		
210	DVM	Record voltage	-1.9 to -2.1 VDC	
220	PC	Turn -3 VDC adjustment full CW		
230	DVM	Record voltage	-3.9 to -4.1 VDC	
240	PC	Set -3 VDC adjustment so that -3 VDC is read on the DVM. Record.	-2.995 to -3.005 VDC	
250	PC	Disconnect meter leads from -3 VDC and RET jacks and connect to +12 MS VDC and RET jacks.		
260	PC	Turn +12 MS adjustment full CCW		
270	DVM	Record voltage	10.79 to 11.21 VDC	
280	PC	Turn +12 MS adjustment full CW		
290	DVM	Record voltage	12.79 to 13.21 VDC	
300	PC	Set +12 MS adjustment so that 12 VDC is read on the DVM. Record.	11.99 to 12.01 VDC	
310	PC	Disconnect meter leads from +12MS VDC and RET jacks and connect to +6 MS VDC and RET jacks.		
320	PC	Turn +6 MS adjustment full CCW		
330	DVM	Record voltage	4.85 to 5.15 VDC	
340	PC	Turn +6 MS adjustment full CW		
350	DVM	Record voltage	6.85 to 7.15 VDC	
360	PC	Set +6 MS adjustment so that 6 VDC is read on the DVM. Record	6.005 to 6.025 VDC	
370	PC	Disconnect meter leads from +6 MS VDC and RET jacks.		

Figure 7-20. Computer Power Adjustments (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
Note		The overvoltage limits of all power supplies are checked and actual cut out voltage recorded.		
380		Overvoltage limits -26.5 VDC ACME Power Supply	36 VDC Min.	
390		Overvoltage limits 12 VDC ACME Power Supply	15 to 16 VDC	
400		Overvoltage limits 12 VDC ACME Power Supply	15 to 16 VDC	
410		Overvoltage limits -6 VDC ACME Power Supply	8 to 9 VDC	
420		Overvoltage limits 12 MS Power Supply	15 to 16 VDC	
430		Overvoltage limit 6 MS Power Supply	8 to 9 VDC	
440		Overvoltage limit 12 VDC COMPUTER Power Supply	15 to 16 VDC	
450		Overvoltage limit 6 VDC COMPUTER Power Supply	8 to 9 VDC	
460		Overvoltage limit 20 VDC COMPUTER Power Supply	22 to 23 VDC	
470		Overvoltage limits -3 VDC COMPUTER Power Supply	4 to 5 VDC	

Figure 7-20. Computer Power Adjustments (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO.	
STEP	PANEL	OPERATION	TOLERANCE	DATA
10	TRMC	Press and Release FREE RUN SS FREE RUN SS lamp	ON	
20	TRMC	Connect Oscilloscope input A to TP1		
30	01B3	Adjust potentiometer on card A05 for mean up level of 1100 Usec	942-1275 Usec	
40	01B3	Adjust potentiometer on card A09 for a mean down level of 900 Usec	753-1062 Usec	
50	TRMC	Connect oscilloscope input A to TP2		
60	01B3	Adjust potentiometer on card A07 to obtain a mean down level of 175 Usec	140-200 Usec	
70	TRMC	Connect Oscilloscope input A to TP3		
80	01B3	Adjust potentiometer on Card A10 for a mean down level duration of 200 Usec	140-265 Usec	
90	TRMC	Connect Oscilloscope input A to TP4		
100	01B3	Adjust potentiometer on card A11 to obtain a mean down level duration of 375 Usec.	300-450 Usec	
110	TRMC	Connect Oscilloscope input A to TP5		
120	01B3	Adjust potentiometer on A13 to obtain a mean down level duration of 250 Usec	140-342 Usec	
130	TRMC	Connect Oscilloscope input A to TP6		
140	01B3	Adjust potentiometer on card B06 for a mean up level duration of 100 Msec.	90-120 Msec	
150	01B3	Adjust potentiometer on card B05 for a mean down level duration of 100 Msec.	90-120 Msec	
160	TRMC	Connect oscilloscope input A to TP17		
170	01B3	Adjust potentiometer on card F19 for a mean down level duration of 500 Usec	140-1100 Usec.	
180	01B3	Connect oscilloscope input A to B04H		
190	01B3	Adjust potentiometer on card D12 for a mean down level duration of 750 Nsec	140-1000 Nsec	

Figure 7-21. Tape Reader Clock Adjustments (Sheet 1 of 2)

INTERNATIONAL BUSINESS MACHINES-																																																					
UNIT NAME: LVDC MANUAL EXERCISER								UNIT NO.																																													
STEP	PANEL	OPERATION					TOLERANCE	DATA																																													
200	TRMC	Connect oscilloscope input A and Scope Sync input to TP1. Connect oscilloscope input B to TP2 Sync. external -																																																			
210	01B3	Adjust potentiometer on card A06 for a mean delay duration between start of down levels of two waveshapes of 175 Usec.					140-200 Usec.																																														
220	TRMC	Connect oscilloscope input A and Scope Sync to TP2. Connect oscilloscope input B to TP3.																																																			
230	01B3	Adjust potentiometer on card A08 for a mean delay duration between start of down levels of two waveshapes of 250 Usec.					210-280 Usec.																																														
240	TRMC	Connect oscilloscope input A and Scope Sync to TP4. Connect oscilloscope input B to TP5.																																																			
250	01B3	Adjust potentiometer on card A12 for a mean delay duration between start of down levels of two waveshapes of 525 Usec.					460-600 Usec.																																														
260	TRMC	Connect oscilloscope input A and Scope Sync to TP6. Connect oscilloscope input B to TP7. Sync Ext. +																																																			
270	01B3	Adjust potentiometer on card B17 for a mean delay duration between start of the two waveshapes' up levels of 40 Msec.					30 to 50 Msec.																																														
280	TRMC	Connect oscilloscope input B to TP17 Leave oscilloscope input A and Sync input in TP6																																																			
290	01B3	Adjust potentiometer on card F18 for a mean delay duration from the up level start of waveshape A to the down level start of waveshape B of 150 Msec.					130-170 Msec.																																														
<table border="1" style="width:100%; border-collapse: collapse;"> <tr> <td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td><td>G</td><td>H</td><td>I</td><td>J</td><td>K</td><td>L</td><td>M</td><td>N</td><td>O</td><td>P</td><td>Q</td><td>R</td> <td>PAGE</td><td>OF</td><td>PAGES</td> <td>NUMBER</td> </tr> <tr> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> <td></td><td></td><td></td> <td>A- 64-385-9415</td> </tr> </table>										A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER																						A- 64-385-9415
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER																																
																					A- 64-385-9415																																

Figure 7-21. Tape Reader Clock Adjustments (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME:			UNIT NO.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
NOTE		Use M Type Preamp in Type 585 Scope		
10	02A3	Connect Scope Probe No. 1 to TP7		
20	02B2	Connect Scope Probe No. 2 to D-23-A Set scope sync to EXT. plus and connect "A" signal out" of Preamp to Trigger input of Scope. Horizontal Display to "A Del'd by B".		
30	Scope	Input No. 2 mean value is coincident with Input No. 1 (leading edge)	± 50 NS	
40	02B2	Adjust SMS card in B25		
50	02A3	Connect scope probe No. 1 to TP1		
60	02B3	Connect scope probe No. 2 to D-23-P		
70	Scope	Input No. 2 mean value is coincident with Input No. 1 (leading edge)	± 50 NS	
80	02B2	Adjust SMS card in C24		
90	02A3	Connect scope probe No. 1 to TP10		
100	02B2	Connect scope probe No. 2 to D-23-D		
110	Scope	Input No. 2 mean value is coincident with Input No. 1 (leading edge)	± 50 NS	
120	02B2	Adjust SMS card B26		
130	02A3	Connect scope probe No. 1 to TP4		
140	02B2	Connect scope probe No. 2 to D-22-A		
150	Scope	Input No. 2 mean value is coincident with No. 1 (leading edge)	± 50 NS	
160	02B2	Adjust SMS card B-24		
170	02B2	Connect scope probe No. 2 to A-17-P		
180	TRMC	Press and release Free Run Single Shot.		
185	TRMC	Free Run Single Shot lamp	ON	
190	02B2	Adjust SMS card A-17 for a mean down level of 650 NS	± 50 NS	
200	02B2	Connect scope probe No. 2 to A-18-P		
210	02B2	Adjust SMS card A-18 for a mean down level of 650 NS	± 50 NS	
220	02B2	Connect scope probe No. 2 to A-19-P		
230	02B2	Adjust SMS card A-19 for a mean down level of 650 NS	± 50 NS	
240	02B2	Connect scope probe No. 2 to A-20-P		
250	02B2	Adjust SMS card A-20 for a mean down level of 650 NS		

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF PAGES	NUMBER
																			A- 64-385-9415

Figure 7-22. LVDCME Self-Check Timing Adjustments (Sheet 1 of 5)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
260	02A3	Remove scope probe No. 1 from TP4		
270	02B2	Remove scope probe No. 2 from A-20 P		
280	MLDD	Press and release Repeat/Repeat		
290	MLDD	REPEAT lamp	OFF	
300	MLDD	REPEAT lamp	ON	
310	TRMC	Press and release Free Run Single Shot		
320	TRMC	Free Run Single Shot lamp	OFF	
330	IE	Turn Clock Rotary switch to Position 7		
340	IE	A1-B0 lamp	ON	
350	02B4	Connect Scope external sync to B-05-B		
360	02B2	Connect scope probe No. 1 to B-05-R		
370	02B2	Connect scope probe No. 2 to B-05-Q		
380	02B2	With Scope Triggering source on neg. Ext. observe 2 $\mu$ sec (approx.) Pos. pulse. Adjust the leading edge of the pos. going pulse on probe No. 2 with respect to the leading edge of the pos. pulse on probe No. 1 to 400 NS mean time by using the left hand pot on B05 facing the card side of the gate	$\pm 50$ NS	
		<p>Scope Probe #1</p> <p>Scope Probe #2</p> <p>400 NS <math>\pm</math> 50 NS</p>	Figure 1	

Figure 7-22. LVDCME Self-Check Timing Adjustments (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
390	IE	Turn the Clock Rotary switch to position 8		
400	02B2	Adjust the pos. going pulse on probe No. 2 with respect to the leading edge of the pos. pulse on probe No. 1 to 400 NS mean time by using the right pot on B05 facing the card side of gate (see Figure 1)	$\pm 50$ NS	
410	IE	Turn Clock Rotary switch to position 9		
420	02B2	Connect scope probe No. 1 to B06R Connect scope probe No. 2 to B06Q Adjust the positive going pulse on probe No. 2 with respect to the leading edge of the positive pulse on probe No. 1 to 400 NS mean time by using the left hand pot on B06 facing the card side of the gate. (see fig. 1)	$\pm 50$ NS	
430	IE	Turn Clock Rotary switch to position 10.		
440	02B2	With the probes positioned as immediately above on BO6 adjust the positive going pulse on probe No. 2 with respect to the leading edge of the positive pulse on probe No. 1 to 400 NS using the right hand pot on BO6 facing the card side of the gate (see figure 1)	$\pm 50$ NS	
450	IE	Turn Clock Rotary switch to position 11		
460	02B2	Connect scope probe No. 1 to BO7R Connect scope probe No. 2 to BO7Q Adjust the positive going pulse on probe No. 2 with respect to the leading edge of the positive pulse on probe No. 1 to 400 NS mean time by using the left hand pot on BO7 facing the card side of the gate (See figure 1)	$\pm 50$ NS	
A B C D E F G H I J K L M N O P Q R PAGE OF PAGES			NUMBER	
			A- 64-385-9415	

Figure 7-22. LVDCME Self-Check Timing Adjustments (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME:		LVDC MANUAL EXERCISER	UNIT NO.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
470	IE	Turn Clock Rotary switch to position 12		
480	02B2	With the scope probes position as immediately above on BO7 adjust the positive going pulse on probe No. 2 with respect to the leading edge of the positive pulse on probe No. 1 to 400 NS using the right hand pot. on BO7 facing the card side of the gate. (See figure 1)	± 50 NS	
490	MLDD	Press Repeat/Repeat switch.		
495	MLDD	Repeat lamp	ON	
500	02B4	Remove Scope Sync from B-05-B		
510	02B2	Remove Scope probes from Gate 02B2		
520	IE	Turn Clock Rotary switch to position NONE		
530	01B6	Connect scope probe No. 1 to A20-P Sync Scope Int. Neg.		
540	01B6	Adjust A-20 for a mean down level time of 400 NS	± 20 NS	
550	01B6	Connect Scope probe No. 1 to A21-P		
560	01B6	Adjust A21 for a mean down level time of 400 NS	± 20 NS	
570	01B6	Connect Scope probe No. 1 to A22-P		
580	01B6	Adjust A22 for a mean down level time of 400 NS	± 20 NS	
590	01B6	Connect Scope probe No. 1 to A23-P		
600	01B6	Adjust A23 for a mean down level time of 400 NS	± 20 NS	
610	02B2	Connect Scope Probe No. 1 to A21-P		
620	02B2	Adjust A21 for a mean down level time of 400 NS	± 20 NS	

Figure 7-22. LVDCME Self-Check Timing Adjustments (Sheet 4)



INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
630	02B2	Connect Scope probe No. 1 to A22-P		
640	02B2	Adjust A22 for a mean down level time of 400 NS	± 20 NS	
650	02B2	Connect Scope probe No. 1 to A23-P		
660	02B2	Adjust A23 for a mean down level time of 400 NS	± 20 NS	
670	02B2	Connect Scope probe No. 1 to A24-P		
680	02B2	Adjust A24 for a mean down level time of 400 NS	± 20 NS	
690	02B7	Connect Scope probe No. 1 to B26-P		
700	02B7	Adjust B26 for a mean down level time of 400 NS	± 20 NS	

Figure 7-22. LVDCME Self-Check Timing Adjustments (Sheet 5)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO.	
STEP	PANEL	OPERATION	TOLERANCE	DATA
10	PC	Press and release COMP POWER SEQ OFF		
20	PC	COMP POWER SEQ ON lamp	OFF	
30	PC	COMP POWER SEQ OFF lamp (delayed)	ON	
40	01B7	Open gate 01B7		
50	PC	If COMPUTER TEMP NORMAL lamp is ON, omit steps 60 through 65	ON	
60	01B7 & PC	If the HIGH and ARRAY lamps are ON adjust the left hand potentiometer in location 01B7E07 in a CW direction until the NORMAL lamp lights.		
61	01B7 & PC	If the HIGH and PAGE lamps are ON adjust the right hand potentiometer in location 01B7E07 in a CW direction until the NORMAL lamp lights.		
63	IE	Press and release ERROR RESET		
65	PC	PAGE and ARRAY lamps	OFF	
70	01B7	Adjust the left hand potentiometer located at 01B7E07 in a CCW direction until the COMPUTER TEMP HIGH lamp lights		
80	PC	COMPUTER TEMP HIGH lamp	ON	
90	PC	COMPUTER TEMP NORMAL lamp	OFF	
95	PC	ARRAY lamp	ON	
100	01B7	Adjust the potentiometer in a CW direction until the COMPUTER TEMP HIGH lamp just extinguishes		
110	PC	COMPUTER TEMP HIGH lamp	OFF	
120	PC	COMPUTER TEMP NORMAL and ARRAY lamps	ON	
130	01B7	Adjust the right hand potentiometer in location 01B7E07 in a CCW direction until the COMPUTER TEMP HIGH lamp lights		
140	PC	COMPUTER TEMP HIGH, PAGE and ARRAY lamps	ON	
150	PC	COMPUTER TEMP NORMAL lamp	OFF	

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE OF	PAGES	NUMBER	
																					A-64-385-9415

Figure 7-23. Computer Temperature Sensing Adjustment (Sheet 1 of 3)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO.	
STEP	PANEL	OPERATION	TOLERANCE	DATA
160	01B7	Adjust the potentiometer in a CW direction until the COMPUTER TEMP HIGH lamp just extinguishes.		
170	PC	COMPUTER TEMP HIGH lamp	OFF	
180	PC	COMPUTER TEMP NORMAL, HIGH and PAGE lamps	ON	
190	IE	Press and release ERROR RESET		
200	PC	COMPUTER TEMP ARRAY and PAGE lamps	OFF	
210	PC	Press and release COMP POWER SEQ ON		
220	PC	COMP POWER SEQ OFF lamp	OFF	
230	PC	COMP POWER SEQ ON lamp	ON	
240	IE	Turn PHASE switch CCW to 15		
250	PC	COMPUTER TEMP HIGH and ARRAY lamps	ON	
260	PC	COMPUTER TEMP NORMAL lamp	OFF	
270	PC	COMP POWER SEQ ON lamp	OFF	
280	PC	COMP POWER SEQ OFF lamp	ON (delayed)	
290	IE	Turn PHASE switch CW to NONE		
300	PC	COMPUTER TEMP HIGH lamp	OFF	
310	PC	COMPUTER TEMP NORMAL lamp	ON	
320	PC	Press and release COMP POWER SEQ ON		
330	PC	COMP POWER SEQ OFF lamp remains	ON	
340	IE	Press and release ERROR RESET		
350	PC	COMPUTER TEMP ARRAY lamp	OFF	
360	PC	Press and release COMP POWER SEQ ON		
370	PC	COMP POWER SEQ OFF lamp	OFF	
380	PC	COMP POWER SEQ ON lamp	ON	
390	IE	Turn PHASE switch CW to 14		
400	PC	COMPUTER TEMP PAGE and HIGH lamps	ON	
410	PC	COMPUTER TEMP NORMAL lamp	OFF	
420	PC	COMP POWER SEQ ON lamp	OFF	
430	PC	COMP POWER SEQ OFF lamp	ON (delayed)	
440	IE	Turn PHASE switch CCW to NONE		

Figure 7-23. Computer Temperature Sensing Adjustment (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO.	
STEP	PANEL	OPERATION	TOLERANCE	DATA
450	PC	COMPUTER TEMP HIGH lamp	OFF	
460	PC	COMPUTER TEMP NORMAL lamp	ON	
470	PC	Press and release COMP POWER SEQ ON		
480	PC	COMP POWER SEQ OFF lamp remains	ON	
490	IE	Press and release ERROR RESET		
500	PC	COMPUTER TEMP PAGE lamp	OFF	
510	PC	Press and release COMP POWER SEQ ON		
520	PC	COMP POWER SEQ OFF lamp	OFF	
530	PC	COMP POWER SEQ ON lamp	ON	
540	01B7	Close gate 01B7		

Figure 7-23. Computer Temperature Sensing Adjustment (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME:			UNIT NO.	
STEP	PANEL	OPERATION	TOLERANCE	DATA
10	MLDD	Press and release ERROR OVER RIDE ERROR OVER RIDE indicator lamp	ON	
20	TRMC	Press and release MEMORY SIM MEMORY SIM indicator lamp	ON	
30	IE	Press and release COMP HALT/MAN HALT MANUAL HALT indicator lamp	OFF	
40	MLDD	Press and release SINGLE STEP ON/OFF ON, CST, and ADVANCE indicator lamps	ON	
50	IE	Press and release I/O Reg. No. 1/ Reg. No. 2 I/O Reg. No. 2 indicator lamp	ON	
60	IE	Press and release I/O Reg. 19 I/O Reg. No. 2 Bit 19 lamp	ON	
70	MLDD	All other lamps undetermined Press and release A4 and A5 A4 and A5 COMMAND indicator lamps	ON	
80	MLDD	Press and release DATA 12, 13, 14 DATA COMMAND 12, 13, and 14 indicator lamps	ON	
90	MLDD	Press and release SINGLE STEP ON/OFF OFF indicator lamp	ON	
100	02A3	Using a scope with a Type M preamp, connect input probe #2 to TIMING MARKER.		
110	02A3	Connect "Trigger input, time base B" of scope to SYNC.		
120	SCOPE	Switch TRIGGER SOURCE, TIME BASE B to EXT AC, Switch HORIZONTAL DISPLAY to "A DELAYED BY B", Control knob STABILITY, TIME BASE A turned maximum clockwise. Switch TIME/CM OR DELAY/TIME, TIME BASE B to "0.2 Milli sec.". Switch TIME/CM, TIME BASE A to "5 MICRO SEC." On preamp, switch MODE, chan A to NORMAL. DC		
A B C D E F G H I J K L M N O P Q R			PAGE OF PAGES	NUMBER
				A- 64-385-9415

Figure 7-24. Delay Lines 1, 2, and 3 Adjustments (Sheet 1 of 4)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO.	
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
120	cont'd	Switch V/CM of all four channels to "0.1"		
130	02B8	Connect scope input 1 to B08G.		
140	02B8	Connect scope input 3 to B16Q		
150	02B8	Connect scope input 4 to B08F		
160	IE	Switch PHASE to C		
170	IE	Switch BIT GATE to 6		
180	IE	Switch CLOCK PULSE to X		
190	SCOPE	Adjust STABILITY, TRIGGERING LEVEL of TIME BASE B, INTENSITY, FOCUS and ASTIGMATISM for a clear, stable display. Use scope mask, if necessary. Rotate DELAY TIME MULTIPLIER to approximately "0.25" Observe pulse on trace B. Adjust DELAY TIME MULTIPLIER until pulse appears in center of display. There should be four pulses on trace 1. The fourth pulse should be opposite pulse on trace 2. Now rotate DELAY TIME MULTIPLIER to approximately 5.60 (to 13th pulse on channel B of scope). Adjust this control to bring pulse on trace 2 to center of display. On preamp, turn Mode, Channel 1 OFF; Mode channel C to INVERT DC. Now verify that the pattern of pulses are the same as trace A was earlier, but that the pulse on trace B DOES NOT align itself with the fourth pulse. The fourth pulse on trace C should, in fact LEAD the pulse on trace B by approximately 2.4 MICRO sec. Turn on "5X MULTIPLIER".		

Figure 7-24. Delay Lines 1, 2, and 3 Adjustments (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-						
UNIT NAME: LVDC MANUAL EXERCISER				UNIT NO.		
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA		
200	02B8	Just under blower fan on this gate locate four holes labled DL1, DL2, DL3, DL4. With screwdriver, CAREFULLY adjust DL3 until the separation of pulses above (step 190) is approximately 2.40 Micro secs.	+0.1 usec			
210	SCOPE	Rotate Mode, channel D to NORM DC Using VERTICAL POS, adjust channel D. Adjust so base line of channel D pulses are coincident. The start of the negative pulse of trace 4 should appear in CENTER of 4th pulse of trace C. Repeat step 200 until this agrees	2.4 usec			
215	SCOPE	Turn 5X MULTIPLIER OFF				
220	02B8	Connect scope input 1 to B07G				
230	02B8	Connect scope input 3 to B15Q				
240	IE	Turn PHASE to B				
250	IE	Turn BIT GATE to 8				
260	SCOPE	Repeat step 190. The pulse on trace 2 should be aligned with SECOND pulse from LEFT on trace 1. Data pattern will be different from step 190.				
270	02B8	Adjust DL2 for separation of pulses described in steps 200 and 210 agrees				
280	02B8	Connect scope input 1 to B06G				
290	IE	Turn PHASE to A				
300	IE	Turn BIT GATE to 12				
310	SCOPE	Repeat step 190. The pulse on trace 2 should be aligned with the pulse on trace 1. Different data pattern than for previous delay lines.				
320	02B8	Adjust DL1 for separation of pulses described in steps 200 and 210 agrees				

Figure 7-24. Delay Lines 1, 2, and 3 Adjustments (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER				UNIT NO.
STEP	PANEL	OPERATION	NORMAL INDICATION	DATA
330	SCOPE	Remove scope probes and close gate 02B8		
340	MLDD	Press and release COMPUTER CONTROL ON ON, CST, and ADVANCE indicator lamps	ON	
350	MLDD	Press and release PAST/PRESENT PAST indicator lamp	ON	
360	MLDD	Switch DISPLAY SELECT to TRS		
370	MLDD	Switch WORD to T-1		
380	MLDD	DATA COMPUTER lamps 7, 9, 10, 11, 21, 23, 24, 25 only	ON	
390	MLDD	OP1 COMPUTER lamp	OFF	
		OP2, OP3 and OP4 lamps	ON	
400	MLDD	A5, A3, A2, A1 COMPUTER lamps A8, A7, A6 and A4 lamps	ON OFF	
410	MLDD	Display select to A13 Data		
420	MLDD	Computer Data 7, 9, 10, 11, 21, 23, 24, and 25 lamps	ON	
430	MLDD	Display select to MD7		
440	MLDD	Computer Data Bit 24 lamp	ON	
450	MLDD	Display select to MR1		
460	MLDD	Computer Data Bit 19 lamp	ON	
470	MLDD	Display select to PRO		
480	MLDD	Computer Data Bits 18, 19 and 20	ON	

Figure 7-24. Delay Lines 1, 2, and 3 Adjustments (Sheet 4)



INTERNATIONAL BUSINESS MACHINES--				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO.	
STEP	PANEL	OPERATION	TOLERANCE	DATA
10	TRMC	If neither INV ERR or ADR 6 lamps are ON, delete steps 20 through 60		
20	TRMC	Press and release ADR 1	ON	
21	TRMC	ADR 1 lamp		
25	TRMC	Press and release ADR 2		
26	TRMC	ADR 2 and ADR 6 lamps	ON	
30	TRMC	Press and release ADR 3		
31	TRMC	ADR 3 lamp	ON	
35	TRMC	INV ERR lamp	OFF	
40	TRMC	Press and release ADR 1		
41	TRMC	ADR 1 lamp	OFF	
45	TRMC	Press and release ADR 2		
50	TRMC	ADR 2 and ADR 6 lamps	OFF	
55	TRMC	Press and release ADR 3		
60	TRMC	ADR 3 lamp	OFF	
70	IE	Press and release ERROR RESET		
90	TRMC	Press and release ML/DD		
100	TRMC	ML lamp	OFF	
110	TRMC	DD lamp	ON	
120	IE	COMPTR HALT lamp	OFF	
130	IE	Press and release COMPTR HALT/ MANUAL HALT		
140	IE	MANUAL HALT and COMPTR HALT lamps	ON	
NOTE		TP 30 will be at 20 VDC level when COMPTR HALT and MANUAL HALT lamps are OFF.		
150	PC	Connect Sync probe of Oscilloscope to TP 30		
160	SCOPE	Adjust Sync controls to Sync EXT + Horiz. Swp 2MS/CM		
170	TRMC	Connect Oscilloscope probe to monitor TP29 (A1-3HALTV)		
180	IE	While monitoring the oscilloscope, press and release COMPTR HALT		
190	SCOPE	Verify (A1-3HALTV) starts at +6 VDC and drops to 0VDC 9 ms after start of sweep	8 to 10 ms	
200		If A1-3 HALTV dropr to 0VDC within 8 to 10 ms omit steps 210 through 270		
205	IE	MANUAL HALT and COMPTR HALT lamps	OFF	

Figure 7-25. Halt Adjustments (Sheet 1 of 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: LVDC MANUAL EXERCISER			UNIT NO.	
STEP	PANEL	OPERATION	TOLERANCE	DATA
210	TRMC	Press and release FREE RUN SS		
220	TRMC	FREE RUN SS lamp	ON	
230	01B3	Open gate 01B3		
240	01B3	Adjust potentiometer at 01B3 A15 while observing scope trace. Set 50% point of trailing edge of A1-3HALTV 9 ms from start of sweep	8 to 10 ms	
250	01B3	Close gate 01B3		
260	TRMC	Press and release FREE RUN SS		
270	TRMS	FREE RUN SS LAMP	OFF	
280	TRMC	Press and release MEMORY SIM		
290	TRMC	MEMORY SIM lamp	ON	
300	01B7	Open gate 01B7		
310	PC and TRMC	Remove scope probes from TP 29 (TRMC) and TP30 (PC)		
320	01B7	Connect Sync probe to 01B7 C14P		
330	01B7	Connect oscilloscope probe to monitor 01B7 C14B		
333	MLDD	Press and release AUTO/MAN/PTC		
335	MLDD	AUTO lamp	ON	
337	MLDD	MAN/PTC lamp	OFF	
338	MLDD	Turn DISPLAY SELECT to TRS		
340	SCOPE	Adjust Sync controls to Sync EXT-		
350	01B7	Adjust the potentiometer at 01B7 C14 for 3 ms between the 50% point of the leading (negative) edge and the 50% point of the trailing edge (positive) of the pulse	2.5 to 3.5 ms	
360	01B7	Disconnect scope probes from 01B7 C14 B		
370	01B7	Close gate 01B7		
380	TRMC	Press and release MEMORY SIM		
390	TRMC	MEMORY SIM lamp	OFF	
400	TRMC	Press and release ML/DD		
410	TRMC	ML lamp	ON	
420	TRMC	DD lamp	OFF	
430	MLDD	Press and release AUTO/MAN/PTC		
440	MLDD	MAN/PTC lamp	ON	
450	MLDD	AUTO lamp	OFF	
460	MLDD	Turn DISPLAY SELECT to NONE		

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	PAGE	OF	PAGES	NUMBER	
																					A-	64-385-9415

Figure 7-25. Halt Adjustments (Sheet 2)





Tape Word	Word Count	Tape Word	Word Count
000050000000000140	00212	000000300000000272	00261
000000000000000172	00213	000000000000000146	00262
000000440000000160	00214	000000700000000272	00263
00005007777777600	00215	000000000000000146	00264
000000000000000172	00216	000000340000000132	00265
000000400200000160	00217	000000000000000146	00266
000000700000000172	00220	000000740000000132	00267
000000440000000160	00221	000000000000000146	00270
000000002000000120	00222	000050000000000240	00271
000000700000000172	00223	000000000000000172	00272
000000440000000160	00224	000000300000000172	00273
000000001000000120	00225	000000000000000146	00274
000000700000000172	00226	000000000000000147	00275
000000300000000140	00227	000050000000000140	00276
000000100000000172	00230	700450070000000100	00277
000000200000000172	00231	000000000000000172	00300
000000002000000120	00232	000000300000000172	00301
000000020000000120	00233	000160000000000140	00302
000000300000000172	00234	000000000000000172	00303
0000500525252500	00235	000000340000010032	00304
000020000000000172	00236	000060000000000140	00305
0000003525252532	00237	000060070000000100	00306
000000440000000160	00240	000000000000000172	00307
0000003525252532	00241	000000340000000132	00310
0000007525252532	00242	000050000000000140	00311
000000002000000120	00243	000000000000000172	00312
000000020000000160	00244	000000000000000157	00313
000000020100000160	00245	001200000000700040	00314
000000300000000172	00246	002200000000700040	00315
000000000000000172	00247	002400070000000125	00316
000000440000000160	00250	000600070000000134	00317
000050000000000140	00251	001400070000000126	00320
000000000000000172	00252	000050000000017140	00321
000000020100000160	00253	003000000000000140	00322
0000003000002525272	00254	000200000000000170	00323
000000002000000120	00255	000050000000000140	00324
000000020020000160	00256	001237000000000140	00325
000000000000000150	00257	001240000000000140	00326

Figure 7-26. Self-Check Tape Listing (Sheet 3)

Tape Word	Word Count	Tape Word	Word Count
000000000000000150	00327	000000000000000146	00376
001277600000000157	00330	001210000000000150	00377
000000000000000146	00331	000000000000000146	00400
000050000000000140	00332	001220000000000150	00401
001277500000000157	00333	000000000000000146	00402
000000000000000146	00334	001240000000000150	00403
000050000000000140	00335	000000000000000146	00404
001277300000000157	00336	000200000000000171	00405
000000000000000146	00337	000000000000000146	00406
000050000000000140	00340	000200000000000172	00407
001276700000000157	00341	000000000000000146	00410
000000000000000146	00342	000200000000000174	00411
000050000000000140	00343	000000000000000146	00412
001275700000000157	00344	000600000000000170	00413
000000000000000146	00345	000000000000000146	00414
000050000000000140	00346	000200000000000160	00415
001273700000000157	00347	000000000000000146	00416
000000000000000146	00350	003000000000000173	00417
000050000000000140	00351	000000000000000146	00420
001267700000000157	00352	003000000000000161	00421
000000000000000146	00353	000000000000000146	00422
000050000000000140	00354	003000000000000162	00423
001257700000000157	00355	000000000000000146	00424
000000000000000146	00356	000000000000000147	00425
000050000000000140	00357	000000200000000020	00426
001237700000000157	00360	000000300000000172	00427
000000000000000146	00361	000012520000200020	00430
000050000000000140	00362	000000300025200172	00431
001200100000000150	00363	000040020000200020	00432
000000000000000146	00364	000000300000100072	00433
001200200000000150	00365	000252200000200020	00434
000000000000000146	00366	000000300052400172	00435
001200400000000150	00367	000000000000000150	00436
000000000000000146	00370	003000020000200020	00437
001201000000000150	00371	000000000000000146	00440
000000000000000146	00372	000000000000000147	00441
001202000000000150	00373	000000300000000172	00442
000000000000000146	00374	000000000000000150	00443
001204000000000150	00375		

Figure 7-26. Self-Check Tape Listing (Sheet 4)

Tape Word	Word Count	Tape Word	Word Count
000600020000200020	00444	000000000000000146	00513
000000000000000146	00445	000500000000000140	00514
000000000000000147	00446	C02273700000000157	00515
000003000000000172	00447	000000000000000146	00516
000001200000000120	00450	000500000000000140	00517
000003000000000172	00451	C02267700000000157	00520
001220000000000140	00452	000000000000000146	00521
000000000000000150	00453	000500000000000140	00522
002000000000000160	00454	002257700000000157	00523
000000000000000146	00455	000000000000000146	00524
001200000000000176	00456	000500000000000140	00525
000000000000000146	00457	002237700000000157	00526
001257700000000157	00460	000000000000000146	00527
000000000000000146	00461	000500000000000140	00530
000000000000000147	00462	002200100000000150	00531
000500000000000140	00463	000000000000000146	00532
000001000000000172	00464	002200200000000150	00533
000000220000000160	00465	000000000000000146	00534
00000300010000232	00466	002200400000000150	00535
000000200000000120	00467	000000000000000146	00536
000003000000000172	00470	002201000000000150	00537
000000000000000172	00471	000000000000000146	00540
002600000000000140	00472	002202000000000150	00541
002277700000000157	00473	000000000000000146	00542
000000000000000150	00474	002204000000000150	00543
000500000000000140	00475	000000000000000146	00544
002277600000000157	00476	002210000000000150	00545
000000000000000146	00477	000000000000000146	00546
000500000000000140	00500	002220000000000150	00547
002277500000000157	00501	000000000000000146	00550
000000000000000146	00502	002240000000000150	00551
000500000000000140	00503	000000000000000146	00552
002273000000000157	00504	001000000000000166	00553
000000000000000146	00505	000000000000000146	00554
000500000000000140	00506	001400000000000162	00555
002276700000000157	00507	000000000000000146	00556
000000000000000146	00510	001000000000000160	00557
000500000000000140	00511	000000000000000146	00560
C02275700000000157	00512		

Figure 7-26. Self-Check Tape Listing (Sheet 5)

Tape Word

Word Count

Tape Word

Word Count

0010000000000000163	0004040000000000150	00561	00630
0000000000000000146	0000000000000000146	00562	00631
0010000000000000172	0004100000000000150	00563	00632
0000000000000000146	0000000000000000146	00564	00633
0022000000000000173	0004200000000000150	00565	00634
0000000000000000146	0000000000000000146	00566	00635
0022000000000000161	0000000000000000147	00567	00636
0000000000000000146	0000500022000002340	00570	00637
0022000000000000170	2130000022000002340	00571	00640
0000000000000000146	0000500000002000040	00572	00641
0000000000000000147	0030000000000000140	00573	00642
0004377000000000140	0000500040400000140	00574	00643
0000000000000000150	0630440101000000140	00575	00644
0004776000000000157	0000000000000000150	00576	00645
0000000000000000146	0000500000000000140	00577	00646
0004775000000000157	0031500000400000100	00600	00647
0000000000000000146	0000000000000000146	00601	00650
0004773000000000157	0000000000000000172	00602	00651
0000000000000000146	0000003000400000132	00603	00652
0004767000000000157	0000000000000000146	00604	00653
0000000000000000146	0000500010000000100	00605	00654
0004757000000000157	0030000010000000100	00606	00655
0000000000000000146	0000000000000000146	00607	00656
0004737000000000157	4030000000000000140	00610	00657
0000000000000000146	0000000000000000146	00611	00660
0004677000000000157	0000500000000000140	00612	00661
0000000000000000146	0000000000000000172	00613	00662
0004577000000000157	0030500010000000200	00614	00663
0000000000000000146	0000000000000000146	00615	00664
0004001000000000150	0000003000000000172	00616	00665
0000000000000000146	0000000000000000146	00617	00666
0004002000000000150	4034000000000000140	00620	00667
0000000000000000146	0000000000000000146	00621	00670
0004004000000000150	0000003000000000172	00622	00671
0000000000000000146	0000000000000000146	00623	00672
0004010000000000150	0000000000000000147	00624	00673
0000000000000000146	0000500000000000140	00625	00674
0004020000000000150	0000000000000000172	00626	00675
0000000000000000146		00627	

Figure 7-26. Self-Check Tape Listing (Sheet 6)



Word Count

Tape Word

00745  
00746  
00747  
00750  
00751  
00752  
00753  
00754  
00755  
00756  
00757  
00760  
00761  
00762  
00763  
00764  
00765  
00766  
00767  
00770  
00771  
00772  
00773  
00774  
00775  
00776  
00777  
01000  
01001  
01002  
01003  
01004  
01005  
01006  
01007  
01010  
01011  
01012

001244000000000000140  
00000000000000000146  
001244000000000000140  
00000000000000000146  
001244000000000000140  
00000000000000000146  
00120000000000000140  
00000000000000000146  
001244000000000000140  
00000000000000000146  
001244000000000000140  
00000000000000000146  
001244000000000000140  
00000000000000000146  
00000000000000000147  
000050077740037640  
776300077740037640  
00000000000000000150  
00005000000000000240  
0112000002000000200  
0000000000000000146  
0122000002000000200  
0000000000000000146  
0052440004000000400  
0000000000000000146  
0062000004000000400  
0000000000000000146  
401244001000001000  
0000000000000000146  
402200001000001000  
0000000000000000146  
201244002000002000  
0000000000000000146  
202200002000002000  
0000000000000000146  
101244004000004000  
0000000000000000146  
102200004000004000

Word Count

Tape Word

00676  
00677  
00700  
00701  
00702  
00703  
00704  
00705  
00706  
00707  
00710  
00711  
00712  
00713  
00714  
00715  
00716  
00717  
00720  
00721  
00722  
00723  
00724  
00725  
00726  
00727  
00730  
00731  
00732  
00733  
00734  
00735  
00736  
00737  
00740  
00741  
00742  
00743  
00744

0000500440000000140  
00000020000200020  
0000030000002372  
00005000000000240  
00000020000400020  
000003001000132  
0000002000000120  
0000030000000172  
000040020000600060  
000003001010032  
0000500000000140  
0000000000000172  
000050077740037640  
775300077740037640  
0000500000000240  
0000000000000150  
00120000000000140  
0000000000000146  
00124400000000140  
0000000000000146  
00124400000000140  
0000000000000146  
00124400000000140  
0000000000000146  
00124400000000140  
0000000000000146  
00124400000000140  
0000000000000146  
00005000040000100  
00120000000000140  
0000000000000146  
00124400000000146  
0000000000000146  
00005000040000100  
00120000000000140  
0000000000000146  
00124400000000140  
0000000000000146  
00124400000000140  
0000000000000146  
00124400000000140  
0000000000000146

Figure 7-26. Self-Check Tape Listing (Sheet 7)

Tape Word	Word Count	Tape Word	Word Count
000000000000000146	01013	2022000020000002000	01062
041244010000010000	01014	000000000000000146	01063
000000000000000146	01015	1012440040000004000	01064
042200010000010000	01016	000000000000000146	01065
000000000000000146	01017	1022000040000004000	01066
000500200400000140	01020	000000000000000146	01067
001300020040020040	01021	041244010000010000	01070
000000000000000146	01022	000000000000000146	01071
002300020040020040	01023	042200010000010000	01072
000000000000000146	01024	000000000000000146	01073
000500200000020000	01025	021244040010000140	01074
001300020040020043	01026	000000000000000146	01075
000000000000000146	01027	022244040100000140	01076
002300020040020040	01030	000000000000000146	01077
000000000000000146	01031	021200040100000140	01100
00050000040020000	01032	000000000000000146	01101
001300020040020040	01033	000500000000000240	01102
000000000000000146	01034	002200000000000140	01103
002300020040020040	01035	000000000000000146	01104
000000000000000146	01036	002244000000000140	01105
000500000100000100	01037	000000000000000146	01106
021200040100000140	01040	002244000000000140	01107
000000000000000146	01041	000000000000000146	01110
022200040100000140	01042	002244000000000140	01111
000000000000000146	01043	000000000000000146	01112
011244000200000200	01044	002244000000000140	01113
000000000000000146	01045	000000000000000146	01114
012200000200000200	01046	002244000000000140	01115
000000000000000146	01047	000000000000000146	01116
005244000400000400	01050	002244000000000140	01117
000000000000000146	01051	000000000000000146	01120
006200000400000400	01052	0000500000040000100	01121
000000000000000146	01053	002200000000000140	01122
041244001000001000	01054	000000000000000146	01123
000000000000000146	01055	002244000000000140	01124
042200001000001000	01056	000000000000000146	01125
000000000000000146	01057	002244000000000140	01126
001244002000002000	01060	000000000000000146	01127
000000000000000146	01061		

Figure 7-26. Self-Check Tape Listing (Sheet 8)

Tape Word	Word Count	Tape Word	Word Count
002244000000000140	01130	000460000000000140	01177
00000000000000146	01131	000000350000000172	01200
002244000000000140	01132	000460000000000175	01201
00000000000000146	01133	000000350000000172	01202
002244000000000140	01134	000460000000000174	01203
00000000000000146	01135	000000350000000172	01204
002244000000000140	01136	000460000000000172	01205
00000000000000146	01137	000000350000000172	01206
002244000000000140	01140	000460000000000166	01207
00000000000000146	01141	000000350000000172	01210
002244000000000140	01142	000460000000000176	01211
00000000000000146	01143	000000350000000172	01212
002244000000000140	01144	000000350000000172	01213
00000000000000146	01145	000420000000000176	01214
000050040100000140	01146	000000350000000172	01215
021200000000000140	01147	000000200020000020	01216
00000000000000146	01150	000000300000000172	01217
022200000000000140	01151	00000020004000160	01220
00000000000000146	01152	000000300000000172	01221
021200000000000140	01153	000050000000000140	01222
00000000000000146	01154	002660072000000140	01223
021200040100000240	01155	000000200000000120	01224
00000000000000146	01156	000000000000000150	01225
022200040100000240	01157	000050000000000140	01226
00000000000000146	01160	002660070000000100	01227
000050000000000140	01161	000000000000000146	01230
00000000000000147	01162	000000372000000172	01231
000400000000000140	01163	000000000000000146	01232
000000300000000172	01164	000050000000000140	01233
000050000000000240	01165	002690073000000100	01234
000400000000000140	01166	000000000000000146	01235
000000300000000272	01167	000000373000000132	01236
000050000000000140	01170	000000000000000146	01237
000000300000000272	01171	000050000000000140	01240
000000300000000272	01172	002661072000000140	01241
000050040000000100	01173	000000000000000146	01242
000400000000000140	01174	000000000000000147	01243
000000340000000132	01175	000000000000000172	01244
000460000000000176	01176		
000000301200000172			

Figure 7-26. Self-Check Tape Listing (Sheet 9)

Tape Word

Word Count

Tape Word

Word Count

00000020000000120	000000300000000172	01245	01314
0005000000000140	0000000000000150	01246	01315
0000000000000150	000500000100000100	01247	01316
002670072000000140	023400000100000100	01250	01317
00000000000000146	00000000000000146	01251	01320
000000020000000120	000000200040000160	01252	01321
00050000000000140	0000000000000147	01253	01322
00266000000000140	000000300002000072	01254	01323
00000000000000146	00050000000000140	01255	01324
000000020002000020	001660001700000140	01256	01325
00000000000000147	00000000000000150	01257	01326
000000300000001672	00005000000000140	01260	01327
000000000000000150	001660000000000140	01261	01330
00050000000000140	0000000000000146	01262	01331
00266000000000140	00005000000000140	01263	01332
00000000000000146	001660003700000040	01264	01333
000000020004000160	00000000000000146	01265	01334
00000000000000147	00000000000000147	01266	01335
000000301640000172	00006000000000140	01267	01336
00000000000000150	000000020000400020	01270	01337
00050000000000140	000000300000010072	01271	01340
00266000000000140	00005000000000140	01272	01341
00000000000000146	00000000000000172	01273	01342
000000020000000120	00000004000000233	01274	01343
00000000000000147	00000004000000133	01275	01344
000000300000000172	02000000000000240	01276	01345
00000000000000150	00000000000000277	01277	01346
00050000100000100	00000000000000263	01300	01347
003400000000000140	00000000000000271	01301	01350
00000000000000146	00000000000000272	01302	01351
000000020004000160	00010004000000204	01303	01352
00000000000000147	00000004000000104	01304	01353
000000300000000172	20000000000000244	01305	01354
00000000000000150	12000004000000104	01306	01355
00050000000000140	06000000000000244	01307	01356
002670072000000140	74010004000000200	01310	01357
00000000000000146	60000000000000144	01311	01360
000000020004000160	160000000000000144	01312	01361
000000000000000147		01313	

Figure 7-26. Self-Check Tape Listing (Sheet 10)

Tape Word	Word Count	Tape Word	Word Count
000100040000000233	01362	000001000000000143	01431
000100000000000240	01363	000000000000000146	01432
000100000000000273	01364	000000400000000143	01433
000100040000000100	01365	000000000000000146	01434
000100040000000133	01366	000000200000000143	01435
000000000000000150	01367	000000000000000146	01436
140100040000000204	01370	000000100000000143	01437
000000000000000146	01371	000000000000000146	01440
620100040000000204	01372	400000000000000143	01441
000000000000000146	01373	000000000000000146	01442
340000000000000144	01374	200000000000000143	01443
000000000000000146	01375	000000000000000146	01444
540000000000000144	01376	100000000000000143	01445
000000000000000146	01377	000000000000000146	01446
400000040000000204	01400	040000000000000143	01447
200000000000000146	01401	000000000000000146	01450
000000040000000204	01402	000040000000000143	01451
000000000000000146	01403	000000000000000146	01452
660000000000000144	01404	000020000000000143	01453
000000000000000146	01405	000000000000000146	01454
720000000000000144	01406	000010000000000143	01455
000000000000000146	01407	000000000000000146	01456
120000040000000204	01410	000004000000000143	01457
000000000000000146	01411	000000000000000146	01460
060000040000000204	01412	000000000000000140	01461
000000000000000146	01413	000000000000000140	01462
000000000000000244	01414	000000000000000140	01463
000000000000000146	01415	000000000000000140	01464
0000000000040000120	01416	000000000000000140	01465
000000000000000140	01417	000000000000000147	01466
000000000000000140	01420	000002000000000143	01467
000000000000000140	01421	000000000000000150	01470
000000000000000140	01422	000000000000000120	01471
000000000000000147	01423	000000000000000140	01472
000000000000000143	01424	000000000000000140	01473
000000000000000143	01425	000000000000000140	01474
000000000000000150	01426	000000000000000140	01475
000002000000000143	01427	000000000000000140	01476
000000000000000146	01430		

Figure 7-26. Self-Check Tape Listing (Sheet 11)

Word Count

Tape Word

Word Count

Tape Word

01546  
01547  
01550  
01551  
01552  
01553  
01554  
01555  
01556  
01557  
01560  
01561  
01562  
01563  
01564  
01565  
01566  
01567  
01570  
01571  
01572  
01573  
01574  
01575  
01576  
01577  
01600  
01601  
01602  
01603  
01604  
01605  
01606  
01607  
01610  
01611  
01612  
01613

7000006777777777614  
00000000000000146  
700000307740177010  
00000000000000146  
7000004777777777615  
00000000000000146  
700000306140177050  
00000000000000146  
7000007777777777612  
00000000000000146  
700000307740177010  
00000000000000146  
7000004777777777616  
00000000000000146  
700000306140177050  
00000000000000146  
7000007777777777611  
00000000000000146  
700000307740177010  
00000000000000146  
00000000000000146  
0000007777777777600  
70000030600177053  
00000000000000146  
7000007777777777600  
00000000000000146  
0000007777777777600  
70000030600177054  
00000000000000146  
70000030600177050  
00000000000000146  
0000007777777777600  
70000030600177054  
00000000000000146  
70000030600177050  
00000000000000146  
0000007777777777600  
70000030600177055  
00000000000000146  
70000030600177050  
00000000000000146  
0000007777777777600  
70000030600177050  
00000000000000146  
0000007777777777600

01477  
01500  
01501  
01502  
01503  
01504  
01505  
01506  
01507  
01510  
01511  
01512  
01513  
01514  
01515  
01516  
01517  
01520  
01521  
01522  
01523  
01524  
01525  
01526  
01527  
01530  
01531  
01532  
01533  
01534  
01535  
01536  
01537  
01540  
01541  
01542  
01543  
01544  
01545

0000500061400000140  
00000000000000172  
000000044000000160  
000050006140143140  
00000000000000147  
700000430600143150  
0000507777777777600  
00000000000000172  
000000044000000160  
000050037740143100  
7000200777777777613  
00000000000000146  
700000337740143110  
00000000000000146  
7000200777777777614  
00000000000000146  
700000337740177010  
00000000000000146  
7000200777777777615  
00000000000000146  
700000337740143110  
00000000000000146  
7000200777777777612  
00000000000000146  
700000337740177010  
00000000000000146  
7000200777777777616  
00000000000000146  
700000337740143110  
00000000000000146  
7000200777777777612  
00000000000000146  
700000337740177010  
00000000000000146  
7000200777777777616  
00000000000000146  
700000337740143110  
00000000000000146  
7000200777777777611  
00000000000000146  
700000337740177010  
00000000000000146  
000050006140177040  
7000007777777777613  
00000000000000146  
700000306140177050  
00000000000000146

Figure 7-26. Self-Check Tape Listing (Sheet 12)

Tape Word	Word Count	Tape Word	Word Count
0005007777777600	01614	7005007777777610	01663
70050430600177052	01615	7000007777777611	01664
0000000000000146	01616	0000000000000146	01665
70000000000000150	01617	00050006140000140	01666
700000337600177010	01620	7005007777777610	01667
0000000000000146	01621	00000044000000160	01670
0005007777777600	01622	0000000000000172	01671
70050430600177056	01623	7000007777777613	01672
0000000000000146	01624	0000000000000146	01673
7000000000000150	01625	7000007777777614	01674
700000330600177050	01626	0000000000000146	01675
0000000000000146	01627	7000007777777615	01676
0005007777777600	01630	0000000000000146	01677
70050430600177051	01631	7000007777777612	01700
0000000000000146	01632	0000000000000146	01701
7000000000000150	01633	7000007777777616	01702
700000337600177010	01634	0000000000000146	01703
0000000000000146	01635	7000007777777611	01704
00050006140000140	01636	0000000000000146	01705
7005007777777610	01637	0005000000000140	01706
7000007777777613	01640	7005007777777510	01707
0000000000000146	01641	00000044000000160	01710
00050006140000140	01642	4000000000000150	01711
7005007777777610	01643	0000000000000146	01712
7000007777777614	01644	70000033777777550	01713
0000000000000146	01645	0000000000000146	01714
00050006140000140	01646	2000000000000150	01715
7005007777777610	01647	0000000000000146	01716
7000007777777615	01650	70000033777777550	01717
0000000000000146	01651	0000000000000146	01720
00050006140000140	01652	1000000000000150	01721
7005007777777610	01653	0000000000000146	01722
7000007777777612	01654	70000033777777550	01723
0000000000000146	01655	0000000000000146	01724
00050006140000140	01656	3000000000000150	01725
7005007777777610	01657	0000000000000146	01726
7000007777777616	01660	70000030000000150	01727
0000000000000146	01661	0000000000000146	01730
00050006140000140	01662		

Figure 7-26. Self-Check Tape Listing (Sheet 13)

Word Count

Tape Word

02000  
02001  
02002  
02003  
02004  
02005  
02006  
02007  
02010  
02011  
02012  
02013  
02014  
02015  
02016  
02017  
02020  
02021  
02022  
02023  
02024  
02025  
02026  
02027  
02030  
02031  
02032  
02033  
02034  
02035  
02036  
02037  
02040  
02041  
02042  
02043  
02044  
02045

0000000440000000160  
70050030600177057  
00000000000000172  
00000000000000144  
000000337600177032  
00000000000000143  
00000024000000160  
00050040000000100  
00000000000000173  
00000000000000144  
00000030000000172  
00000000000000143  
00000000000000170  
00000000000000144  
00000030000000172  
00000000000000143  
00000000000000170  
00000000000000144  
00000030000000172  
00000000000000143  
00000000000000162  
00000000000000144  
00000030000000172  
00000000000000143  
00000000000000162  
00000000000000144  
00000000000000172  
00000000000000143  
00000000000000142  
00001000000000147  
00050077777777600  
00000000000000172  
00000044000000160  
70000047777777613  
00001000000000163  
00000000000000144  
00001600000000143  
00000000000000144  
00000000000000145  
00000000000000146  
00007770000000154  
00000000000000164

Word Count

Tape Word

01731  
01732  
01733  
01734  
01735  
01736  
01737  
01740  
01741  
01742  
01743  
01744  
01745  
01746  
01747  
01750  
01751  
01752  
01753  
01754  
01755  
01756  
01757  
01760  
01761  
01762  
01763  
01764  
01765  
01766  
01767  
01770  
01771  
01772  
01773  
01774  
01775  
01776  
01777

00000020000000120  
50000000000000150  
00000000000000146  
70000030000000150  
00000000000000146  
00000020000000120  
60000000000000150  
00000000000000146  
70000030000000150  
00000000000000146  
00000044000000160  
700000437740143113  
00000000000000146  
700000437740143114  
00000000000000146  
700000437740143115  
00000000000000146  
700000437740143112  
00000000000000146  
700000437740143116  
00000000000000146  
700000437740143111  
00000000000000146  
00000000000000147  
00000000000000144  
00050077777777600  
00000000000000172  
00000044000000160  
00000000000000143  
70000077600177057  
70000077600177057  
00050000000000140  
00000024000000160  
00000000000000150  
00000000000000147  
00000000000000147  
00000000000000143  
00050077777777600  
00000000000000172

Figure 7-26. Self-Check Tape Listing (Sheet 14)



Tape Word	Word Count	Tape Word	Word Count
000000000000000143	02046	0212000401000000140	02115
000000000000000144	02047	000000300000000172	02116
000000400000000204	02050	000050000000000140	02117
000000000000000150	02051	002200000000000146	02120
000060040000000114	02052	003077700000000154	02121
000000000000000146	02053	000050000000000140	02122
000000000000000147	02054	001200000000000147	02123
000000000000000172	02055	000000000000000143	02124
000000340000000132	02056	000060000000000160	02125
000000000000000150	02057	000000000000000144	02126
000050000000000140	02060	000000000000000150	02127
000060000000000154	02061	703000000000000140	02130
000000000000000146	02062	000000000000000145	02131
000000000000000147	02063	000000000000000146	02132
000000000000000172	02064	703000000000000140	02133
000000340000000132	02065	000000000000000143	02134
000000000000000150	02066	000000000000000146	02135
000000000000000147	02067	703000000000000140	02136
000000000000000147	02070	000000000000000157	02137
000000000000000143	02071	000000000000000146	02140
000050000000000140	02072	703000000000000140	02141
003000100000000150	02073	000000000000000167	02142
000000000000000147	02074	000000000000000146	02143
000000000000000144	02075	000000000000000147	02144
003077700000000151	02076	000000000000000144	02145
000050000000000140	02077	000000000000000145	02146
003077700000000152	02100	000000100000000160	02147
000050000000000140	02101	000000000000000146	02150
003077700000000154	02102	000000100000000160	02151
000050000000000140	02103	000000000000000140	02152
003000100000000140	02104	000000100000000160	02153
000201100000000170	02105	000077700000000154	02154
000000700000000160	02106	000000100000000160	02155
000000000000000143	02107	000000000000000164	02156
000007000000000160	02110	000000100000000160	02157
000000000000000144	02111	000000100000000143	02160
000050000000000140	02112	000000000000000172	02161
000000000000000172	02113	000000000000000142	02162
0000500401000000140	02114		

Figure 7-26. Self-Check Tape Listing (Sheet 15)

Word Count

Tape Word

Word Count

Tape Word

00000100000000142	00000000000000146	02163
00000000000000147	00000300000000175	02164
00000100000000142	00000000000000146	02165
00005007777777600	00000400000000175	02166
00000000000000172	00000000000000146	02167
00000004000000160	00000500000000175	02170
7000007777777613	00000000000000146	02171
00000100000000142	00000200000000175	02172
00000000000000163	00000000000000146	02173
00000100000000142	00000600000000175	02174
00005000000000140	00000000000000146	02175
00000000000000172	00000100000000175	02176
00000004000000120	00000000000000146	02177
00000100000000144	00000300000000176	02200
00000000000000150	00000000000000146	02201
00000000000000143	00000400000000176	02202
00000300000000167	00000000000000146	02203
00000000000000146	00000500000000176	02204
00000400000000167	00000000000000146	02205
00000000000000146	00000200000000176	02206
00000500000000167	00000000000000146	02207
00000000000000146	00000600000000176	02210
00000200000000167	00000000000000146	02211
00000000000000146	00000100000000176	02212
00000600000000167	00000000000000146	02213
00000000000000146	00000000000000144	02214
00000100000000167	00000140000000204	02215
00000000000000146	00000000000000140	02216
00000300000000173	00000400000000204	02217
00000000000000146	00000000000000140	02220
00000400000000173	00000140000000204	02221
00000000000000146	00000000000000140	02222
00000000000000146	00000140000000204	02223
00000500000000173	00000000000000140	02224
00000000000000146	00000000000000140	02225
00000200000000173	00000140000000204	02226
00000000000000146	00000000000000140	02227
00000600000000173	00000400000000204	02230
00000000000000146	00000000000000140	02231
00000100000000173	00000000000000140	

Figure 7-26. Self-Check Tape Listing (Sheet 16)

Tape Word	Word Count	Tape Word	Word Count
000010400000000204	02300	00000000000000146	02347
00000000000000140	02301	00077600000000155	02350
000010400000000204	02302	00000000000000146	02351
00000000000000140	02303	00077600000000152	02352
000010400000000204	02304	00000000000000146	02353
00000000000000140	02305	00077600000000156	02354
000010400000000204	02306	00000000000000146	02355
00000000000000140	02307	00077600000000151	02356
000010400000000204	02310	00000000000000146	02357
00000000000000140	02311	00077300000000153	02360
000010400000000204	02312	00000000000000146	02361
00000000000000140	02313	00077300000000154	02362
00030040000000204	02314	00000000000000146	02363
00000000000000146	02315	00077300000000155	02364
000400400000000204	02316	00000000000000146	02365
00000000000000146	02317	00077300000000152	02366
00050040000000204	02320	00000000000000146	02367
00000000000000146	02321	00077300000000156	02370
00020040000000204	02322	00000000000000146	02371
00000000000000146	02323	00077300000000151	02372
00060040000000204	02324	00000000000000146	02373
00000000000000146	02325	00076700000000153	02374
00010040000000204	02326	00000000000000146	02375
00000000000000146	02327	00076700000000154	02376
00077500000000153	02330	00000000000000146	02377
00000000000000146	02331	00076700000000155	02400
00077500000000154	02332	00000000000000146	02401
00000000000000146	02333	00076700000000152	02402
00077500000000155	02334	00000000000000146	02403
00000000000000146	02335	00076700000000156	02404
00077500000000152	02336	00000000000000146	02405
00000000000000146	02337	00076700000000151	02406
00077500000000156	02340	00000000000000146	02407
00000000000000146	02341	00075700000000153	02410
00077500000000151	02342	00000000000000146	02411
00000000000000146	02343	00075700000000154	02412
00077600000000153	02344	00000000000000146	02413
00000000000000146	02345	00075700000000155	02414
00077600000000154	02346		

Figure 7-26. Self-Check Tape Listing (Sheet 17)

Tape Word	Word Count	Tape Word	Word Count
000000000000000146	02415	000057700000000156	02464
000075700000000152	02416	000000000000000146	02465
000000000000000146	02417	000057700000000151	02466
000075700000000156	02420	000000000000000146	02467
000000000000000146	02421	000037700000000153	02470
000075700000000151	02422	000000000000000146	02471
000000000000000146	02423	000037700000000154	02472
000073700000000153	02424	000000000000000146	02473
000000000000000146	02425	000037700000000155	02474
000073700000000154	02426	000000000000000146	02475
000000000000000146	02427	000037700000000152	02476
000073700000000155	02430	000000000000000146	02477
000000000000000146	02431	000037700000000156	02500
000073700000000152	02432	000000000000000146	02501
000000000000000146	02433	000037700000000151	02502
000073700000000156	02434	000000000000000146	02503
000000000000000146	02435	000037700000000147	02504
000073700000000151	02436	000000000000000160	02505
000000000000000146	02437	000050000000000140	02506
000067700000000153	02440	000000000000000143	02507
000000000000000146	02441	700460000000000150	02510
000067700000000154	02442	000000000000000147	02511
000000000000000146	02443	700000300000000150	02512
000067700000000155	02444	000000000000000147	02513
000000000000000146	02445	000050020000000100	02514
000067700000000152	02446	000000000000000144	02515
000000000000000146	02447	000000000000000172	02516
000067700000000156	02450	000000000000000160	02517
000000000000000146	02451	000050000000000140	02520
000067700000000151	02452	000460400000000172	02521
000000000000000146	02453	000000350000000172	02522
000057700000000153	02454	000050000000000140	02523
000000000000000146	02455	000000000000000143	02524
000057700000000154	02456	700400400000000150	02525
000000000000000146	02457	000000000000000147	02526
000057700000000155	02460	000000000000000144	02527
000000000000000146	02461	000000300000000172	02530
000057700000000152	02462	000400400000000172	02531
000000000000000146	02463		

Figure 7-26. Self-Check Tape Listing (Sheet 18)

Tape Word	Word Count	Tape Word	Word Count
000000300000000172	02532	000020300000000172	02601
000050060000000240	02533	000000000000000143	02602
000000000000000172	02534	000401000000000150	02603
000000040000000160	02535	000000000000000147	02604
000050000000000140	02536	000000000000000144	02605
000000000000000143	02537	000003000000000172	02606
700440000000000150	02540	000000000000000150	02607
000000000000000147	02541	000000000001000060	02610
700000360000000150	02542	000000000000000140	02611
000000000000000147	02543	000000000000000140	02612
000400000000000140	02544	000000000000000140	02613
700000300000000150	02545	000000000000000140	02614
000000000000000147	02546	000000000000000147	02615
700420400000000150	02547	000000000000000143	02616
000000000000000147	02550	700420000000000150	02617
700000360000000150	02551	000000000000000147	02620
000000000000000147	02552	000000000000000144	02621
000400000000000172	02553	000020300000000172	02622
700000300000000150	02554	000000000000000143	02623
000000000400000130	02555	000401400000000150	02624
000000000000000140	02556	000000000000000147	02625
000000000000000140	02557	000000000000000144	02626
000000000000000140	02560	000003000000000172	02627
000000000000000147	02561	000000000000000150	02630
000401400000000140	02562	000000000400000120	02631
000000000000000144	02563	000000000000000140	02632
000000000000000144	02564	000000000000000140	02633
000003000000000172	02565	000000000000000140	02634
000477700000000157	02566	000000000000000140	02635
000020350000000172	02567	000000000000000147	02636
000000000000000143	02570	000000024000000160	02637
000401400000000150	02571	000000020001000020	02640
000000000000000147	02572	000003000000000072	02641
000000000000000144	02573	000000200000000120	02642
000020300000000072	02574	000003000000000172	02643
000000000000000143	02575	000000000000000150	02644
000400400000000150	02576	0000500400000000100	02645
000000000000000147	02577	000000000000000143	02646
000000000000000144	02600		

Figure 7-26. Self-Check Tape Listing (Sheet 19)

Tape Word	Word Count	Tape Word	Word Count
000400100000000160	02647	000500000000000140	02716
000000000000000146	02650	0004300400000000100	02717
000000000000000147	02651	000000000000000172	02720
000000000000000144	02652	000003000000000172	02721
000003000000000172	02653	000500000000000240	02722
000000000000000143	02654	000060000000000140	02723
000000000000000164	02655	000000000000000172	02724
00050077777777600	02656	000003000000000272	02725
000000000000000172	02657	000460000000000140	02726
000000440000000160	02660	000000000000000172	02727
70000477777777614	02661	000003000000000172	02730
000500000000000140	02662	000400400000000100	02731
000000000000000144	02663	000000000000000172	02732
000000240000000160	02664	000000300000000172	02733
000000000000000150	02665	000610000000000172	02734
034000000000000145	02666	000003400000000132	02735
000000000000000146	02667	000500000000000040	02736
020000000000000145	02670	001601000000000040	02737
000000000000000146	02671	001640000000000040	02740
000000000000000145	02672	000500000000000140	02741
004000000000000145	02673	000000000000000172	02742
000000000000000146	02674	000000000000000150	02743
400000000000000145	02675	000000000000000140	02744,02745
000000000000000146	02676	000000000000000146	02746
200000000000000145	02677	000000000000000140	02747
000000000000000146	02700	000500400000000100	02750
000000000000000145	02701	000000000000000146	02751
000000000000000146	02702	000000000000000172	02752
020050400000000105	02703	000000000000000147	02753
000000000000000146	02704	000000000000000172	02754
000000000000000147	02705	000003000000000172	02755
000000000000000172	02706	000500400000000100	02756
000003400000000132	02707	403600060000000040	02757
000000000000000144	02710	403000020000000100	02760
740000000000000172	02711	401200000000000140	02761
000000000000000144	02712	402200000000000140	02762
400000000000000147	02713	000000370000000172	02763
000077000000000155	02714	000000770000000172	02764
400000000000000165	02715		

Figure 7-26. Self-Check Tape Listing (Sheet 20)

Tape Word	Word Count	Tape Word	Word Count
000050000000000140	02765	000000000000000146	03041
002600040000000100	02766	000000000000000166	03042
002641000000000140	02767	000077700000000156	03043
000050040100000140	02770	000000000000000142	03044
021600040000000100	02771	000000000000000143	03045
021640040000000100	02772	000000000000000147	03046
023600040000000100	02773	000050000000000140	03047
020600040000000134	02774	000000040000000204	03050
021400040000000126	02775	003000000000000151	03051
020200000000000170	02776	000000000000000154	03052
000400040000000117	02777	000000000000000150	03053
000000000000000120	03000	003000000000000157	03054
00000000000000020060	03001	000000000000000146	03055
00000000000000020060	03002	000050000000000140	03056
00000000000000010060	03003	000000000000000147	03057
0000000000000004060	03004	003000000000000152	03060
0000000000000002060	03005	000000000000000151	03061
00000000000000010060	03006	000000000000000150	03062
00000000000000040060	03007	003000000000000157	03063
00000000000000040060	03010	000000000000000146	03064
000000000000000120	03011	000050000000000140	03065
030000000000000145	03012	000000000000000147	03066
024000000000000145	03013	003000000000000154	03067
014000000000000145	03014	000000000000000150	03070
000050000000000140	03015	000000000000000157	03071
000000000000000172	03016	000000000000000146	03072
000000000000000120	03016A	000050000000000140	03073
000000000000000140	03017	003077600000000156	03074
000000000000000140	03020	000000000000000146	03075
000000000000000140	03021	003077600000000155	03076
000000000000000140	03030	000000000000000146	03077
000000000000000150	03031	003077600000000153	03100
000000040000000203	03032	000000000000000146	03101
400000000000000152	03033	003077500000000156	03102
000000000000000140	03034	000000000000000146	03103
200000000000000154	03035	003077500000000155	03104
000000000000000140	03036	000000000000000146	03105
100000000000000151	03037	003077500000000153	03106
000000000000000147	03040		
000207000000000150			

Figure 7-26. Self-Check Tape Listing (Sheet 21)

Tape Word	Word Count	Tape Word	Word Count
000000000000000146	03107	003037700000000155	03156
003077300000000156	03110	000000000000000146	03157
000000000000000146	03111	003037700000000153	03160
003077300000000155	03112	000000000000000146	03161
000000000000000146	03113	000000000000000147	03162
003077300000000153	03114	000000000000000143	03163
000000000000000146	03115	000200100000000170	03164
003076700000000156	03116	000200200000000170	03165
000000000000000146	03117	000200400000000170	03166
003076700000000155	03120	003000100000000163	03167
000000000000000146	03121	003000200000000163	03170
003076700000000153	03122	003000400000000163	03171
000000000000000146	03123	000050000000000140	03172
003075700000000156	03124	003600600000000160	03173
000000000000000146	03125	003600500000000160	03174
003075700000000155	03126	003600300000000160	03175
000000000000000146	03127	000050007000007000	03176
003075700000000153	03130	701200007000007011	03177
000000000000000146	03131	000000000000000150	03200
003073700000000156	03132	001200000000000140	03201
000000000000000146	03133	000000000000000146	03202
003073700000000155	03134	000000000000000147	03203
000000000000000146	03135	701200007000007012	03204
003073700000000153	03136	000000000000000150	03205
000000000000000146	03137	001200000000000140	03206
003067700000000156	03140	000000000000000146	03207
000000000000000146	03131	000000000000000147	03210
003067700000000155	03142	701200007000007014	03211
000000000000000146	03143	000000000000000150	03212
003067700000000153	03144	001200000000000140	03213
000000000000000146	03145	000000000000000146	03214
003057700000000156	03146	000050037640037640	03215
000000000000000146	03147	000000000000000147	03216
003057700000000155	03150	755300037640147656	03217
000000000000000146	03151	000000000000000150	03220
003057700000000153	03152	001200000000000140	03221
000000000000000146	03153	000000000000000146	03222
003037700000000156	03154	000000000000000147	03223
000000000000000146	03155		

Figure 7-26. Self-Check Tape Listing (Sheet 22)



Tape Word	Word Count	Tape Word	Word Count
755300037640147655	03224	7004400000000000153	03273
00000000000000150	03225	70000307740000110	03274
00120000000000140	03226	40300000000000146	03275
00000000000000146	03227	00000000000000146	03276
00000000000000147	03230	00000000000000147	03277
755300037640147653	03231	70042040000000151	03300
00000000000000150	03232	70000306140000150	03301
00120000000000140	03233	40300000000000140	03302
00000000000000146	03234	00000000000000146	03303
00050006140000140	03235	00000000000000147	03304
00000000000000172	03236	70042000000000152	03305
00000044000000160	03237	70000306140000150	03306
00050000000000140	03240	40300000000000140	03307
00000000000000147	03241	00000000000000146	03310
70044000000000151	03242	00000000000000147	03311
70000306140000150	03243	70042000000000154	03312
40300000000000140	03244	70000306140000150	03313
00000000000000146	03245	40300000000000140	03314
00000000000000147	03246	00000000000000146	03315
70044000000000152	03247	00000000000000147	03316
70000306140000150	03250	70042000000000156	03317
40300000000000140	03251	70000307740000110	03320
00000000000000146	03252	40300000000000140	03321
00000000000000147	03253	00000000000000146	03322
70044000000000154	03254	00000000000000147	03323
70000306140000150	03255	70042040000000155	03324
40300000000000140	03256	70000307740000110	03325
00000000000000146	03257	40300000000000140	03326
00000000000000147	03260	00000000000000146	03327
70044000000000156	03261	00000000000000147	03330
70000307740000110	03262	70042040000000153	03331
40300000000000140	03263	70000307740000110	03332
00000000000000146	03264	40300000000000140	03333
00000000000000147	03265	00000000000000146	03334
70044000000000155	03266	40000000000000150	03335
70000307740000110	03267	00000000004000120	03336
40300000000000140	03270	00000000000000140	03337
00000000000000146	03271	00000000000000140	03340
00000000000000147	03272		

Figure 7-26. Self-Check Tape Listing (Sheet 23)

Word Count

Tape Word

Word Count

Tape Word

0000000000000000140	0000000000000000147	03410
0000000000000000140	700000700004020010	03411
00000004001000020	00000000010000120	03412
403000000000000140	00000100000000143	03413
00000000000000146	00000004001000020	03414
00000000000000147	00000000000000147	03415
700000700000060150	70000070010020010	03416
20000000000000150	00000000010000120	03417
00000004001000020	40000000000000143	03420
40300000000000140	00000004001000020	03421
00000000000000146	00000000000000147	03422
00000000000000147	700000700020020010	03423
70000070000120150	00000000010000120	03424
10000000000000150	20000000000000143	03425
00000004001000020	00000004001000020	03426
40300000000000140	00000000000000147	03427
00000000000000146	00000000000000147	03430
00000000000000147	700000700040020010	03431
70000070000220150	00000000010000120	03432
00002000000000143	10000000000000143	03433
00000004001000020	00000000000000147	03434
00000000000000147	00000000000000147	03435
70000070000420150	700000700100020010	03436
00000000010000120	00000000010000120	03437
00000004001000020	04000000000000143	03440
00000000000000147	00000000000000147	03441
70000070000020050	700000700200020010	03442
00001000000000143	00000000010000120	03443
00000004001000020	00004000000000143	03444
00000000000000147	00000004001000020	03445
700000700001020150	00000000000000147	03446
00000000010000120	00000000000000147	03447
00000400000000143	700000700400020010	03450
00000000000000147	00000000010000120	03451
700000700002020150	00020000000000143	03452
00000000010000120	00000004001000020	03453
00000000000000143	00000000000000147	03454
00000004001000020	700000701000020010	03455
	000000000010000120	

Figure 7-26. Self-Check Tape Listing (Sheet 24)

Tape Word	Word Count	Tape Word	Word Count
000010000000000143	03456	00002000000000172	03525
000000004001000020	03457	00000004001000020	03526
000000000000000147	03460	000000700000020072	03527
700000702000020010	03461	00001110000000204	03530
00000000010000120	03462	00000004001000020	03531
000040000000000143	03463	00000770000060132	03532
000000004001000020	03464	000000000000000150	03533
000000000000000147	03465	403000000000000140	03534
700000704000020010	03466	000000000000000146	03535
00000000010000120	03467	000000000000000147	03536
000000000000000147	03470	0000211400000000204	03537
000000000000000144	03471	00000004001000020	03540
000007400000000204	03472	000000770000120132	03541
000000004001000020	03473	000000000000000150	03542
00000710000020032	03474	403000000000000140	03543
00000000010000120	03475	000000000000000146	03544
000007040000000204	03476	000000000000000147	03545
00000004001000020	03477	0000411400000000204	03546
00000720000020032	03500	00000004001000020	03547
00000000010000120	03501	000000770000220132	03550
000700400000000204	03502	000000000000000150	03551
000000004001000020	03503	403000000000000140	03552
000000740000020032	03504	000000000000000146	03553
000011400000000204	03505	000000000000000147	03554
000020000000000140	03506	000050000000000140	03555
00000004001000020	03507	0000000240000000160	03556
000000770000020032	03510	0000500000000000240	03557
000000000000000172	03511	000007600000000172	03560
000000004001000020	03512	000000700000000172	03561
000007700000020032	03513	000006200000000172	03562
000042000000000172	03514	000000700000000172	03563
00000004001000020	03515	000000000000000040	03564
000000770000020032	03516	0000500000002000040	03565
000000004001000020	03517	000007600000000172	03566
000002000000000172	03520	000000020100000160	03567
000007700000020032	03522	0000003000002000072	03570
000000004001000020	03521	000050000000000140	03571
000000770000020032	03523	000007600000000172	03572
000000000000000140	03524		

Figure 7-26. Self-Check Tape Listing (Sheet 25)

Tape Word	Word Count	Tape Word	Word Count
00000020100000160	03573	000007600000000140	03642
00000300000000172	03574	00000020100000160	03643
00050000002000040	03575	00000300002000072	03644
00000760000000172	03576	000050040000000100	03645
00000020100000160	03577	00000000000000172	03646
00000020100000160	03600	00005000000000140	03647
00000300002000072	03601	000020340000000132	03650
00050000000000240	03602	00000000000000143	03651
00000000000000172	03603	000401000000000150	03652
00000044000000160	03604	00000000000000147	03653
00000020100000160	03605	00000000000000144	03654
00000300000000272	03606	000000300000000172	03655
00005000002000040	03607	000070040000000204	03656
0000000000000172	03610	00000000000000172	03657
00000044000000160	03611	00000000000000143	03660
00000020100000160	03612	000401400000000150	03661
00000300002000072	03613	00000000000000144	03662
00005000000000140	03614	00000000000000147	03663
000017600000000172	03615	000000300000000172	03664
00000020100000160	03616	00000000010000120	03665
00000300002000072	03617	000000024000000172	03666
00003600000000172	03620	000050000002000040	03667
00000020100000160	03621	000006200000000172	03670
00000300002000072	03622	00005000000000140	03671
00005600000000172	03623	000000020020000160	03672
00000020100000160	03624	000000300002000072	03673
00000300002000072	03625	000006200000000172	03674
00006600000000172	03626	000000020020000160	03675
00000020100000160	03627	000000300000000172	03676
00000300002000072	03630	000050000002000040	03677
00000720000000172	03631	00000000000000172	03700
00000020100000160	03632	000000020020000160	03701
00000300002000072	03633	000000300000000172	03702
00000740000000172	03634	000000040200000160	03703
00000020100000160	03635	000000020020000160	03704
00000300002000072	03636	000000300000000172	03705
00000770000000172	03637	00000000000000172	03706
00000020100000160	03640	0000000040200000160	03707
00000300002000072	03641		

Figure 7-26. Self-Check Tape Listing (Sheet 26)

Tape Word	Word Count	Tape Word	Word Count
000000020020000160	03710	000000020020000160	03757
00000300002000072	03711	00000300000000172	03760
00050000000000240	03712	00000004000000120	03761
000000040200000160	03713	00000620000000172	03762
000000020020000160	03714	00000000000000172	03763
00000300002000072	03715	000000020100000160	03764
00000000000000172	03716	00000300000000172	03765
00000040000000120	03717	00000000000000172	03766
00000020020000160	03720	00050000000000140	03767
00000300002000072	03721	00000000000000040	03770
00050000000000140	03722	77160000000000140	03771
00016200000000172	03723	77260000000000140	03772
00000020020000160	03724	77320000000000140	03773
00000300002000072	03725	77340000000000140	03774
00000220000000172	03726	00360000000000150	03775
00000020020000160	03727	77360000000000140	03776
00000300002000072	03730	00000000000000146	03777
00004200000000172	03731	00360000000000147	03800
0000020020000160	03732	77360000000000142	03801
00000300002000072	03733	00360000000000150	03802
00007200000000172	03734	773600040000000203	03803
00000020020000160	03735	00000000000000146	03804
00000300002000072	03736	00360000000000144	03805
00006600000000172	03737	77360000000000140	03806
00000020020000160	03740	00000000000000146	03807
00000300002000072	03741	00360000000000152	03810
00006000000000172	03742	00000000000000146	03811
00000020020000160	03743	00360000000000162	03812
00000300002000072	03744	00000000000000146	03813
000006300002000072	03745	773600040000000203	03814
00000002002000160	03746	00000000000000146	03815
00000300002000072	03747	00360000000000147	03816
00006200000000140	03750	00360000000000146	03817
00000002002000160	03751	000001000000000141	03820
00000300002000072	03752		
00000620000000172	03753		
000050000000010040	03754		
00000760000000172	03755		
00000000000000172	03756		

Figure 7-26. Self-Check Tape Listing (Sheet 27)

Tape Word Count	Operation	Indication
00001	RIE	
00002	RT6	
00003		CHECKS SERIALIZER AND SERIAL PARITY ERROR
		IN THE FOLLOWING CHECKS THE INDICATED COMMAND LAMPS WILL LIGHT
00004		CS1
00005		DS2
00006		DS3
00007		CS4
00010		DM1
00011		DM2
00012		DM3
00013		DDX
00014		CA9
00015		CA8
00016		CA7
00017		CA6
00020		CA5
00021		CA4
00022		CA3
00023		CA2
00024		CA1
00025	LDLC3	CLEARs DL
		IN THE FOLLOWING CHECKS THE INDICATED COMMAND LAMPS WILL LIGHT
00026		OPI

Figure 7-27. Self-Check Tape Instructions (Sheet 1 of 57)

Tape Word Operation Indication  
 Count

00027 CP2  
 00030 CP3  
 00031 CP4  
 00032 SIGN  
 00033 B1  
 00034 B2  
 00035 B3  
 00036 B4  
 00037 B5  
 00040 B6  
 00041 B7  
 00042 B8  
 00043 B9  
 00044 B10  
 00045 B11  
 00046 B12  
 00047 B13  
 00050 B14  
 00051 B15  
 00052 B16  
 00053 B17  
 00054 B18  
 00055 B19  
 00056 B20  
 00057 B21  
 00060 B22  
 00061 B23  
 00062 B24  
 00063 B25

00072 SIE SYLIPB=1, DATA IS ODD SYLOPB=1, DATA IS EVEN  
 00073 SPE SYLIPB=1, DATA IS ODD SYLOPB=1, DATA IS EVEN  
 00074 SSL SYLIPB=0, DATA IS EVEN SYLOPB=1, DATA IS EVEN  
 00075 SPE SYLIPB=0, DATA IS EVEN SYLOPB=1, DATA IS EVEN

Figure 7-27. Self-Check Tape Instructions (Sheet 2)

Tape Word Count	Operation	Indication
00076	SSL	
00077	SPE	SYL1PB=1, DATA IS EVEN
00100	SSL	SYLOPB=1, DATA IS ODD
00101	SPE	SYL1PB=1, DATA IS EVEN
00102	SSL	SYLOPB=0, DATA IS EVEN
00103	ST6	
00104	FPE	ACME PB=0
00105	SSL	ACME PB=1
00106	SPE	
00107	SSL	
00110	R1E	END OF SERIAL PARITY CHECK
00111	RT6	
00112	PIO	CLEAR P10 ADDRESS REGISTER
00113	SPA	
00114	SPA	P10 ADDRESS=ZERO NO ADDRESS TRANSFER WITH P10=0
00115	SPA	
00116	PIO	P10 A2 TO A9 ARE ON
00117	SPA	
00120	PIO	P10 A1 IS ON
00121	SPA	
00122	PIO	CLEAR P10 ADR REG
00123	SPA	
00124	SPA	CHECKS THAT NO ERROR OCCURS WITH NO SPA
00125	S1E	
00126	SPA	P10 ADR ERROR P10 ADRSO=0 DTSO=1
00127	SSL	
00130	PIO	P10 A9=1
00131	SPA	P10 ADR ERROR P10 ADRSO=1 DTSO=0
00132	SSL	
00133	R1E	END CF P10 ADR TESTS
00134	LDLC3	LOADS DL WITH ALL ONES
00135	PIO	LOADS I01 WITH ALL ONES
00136	LDLC3	CLEAR DL
00137	CI0001,006	LOADS I02 WITH ALL ONES
00140	PIO	CHECKS I01 FOR ONES
00141	PIO	CHECKS I02 FOR ONES
00142	PIO	CHECKS THAT NO ERROR OCCURS WHEN OA4=1
00143	PIO	CLEAR I01

Figure 7-27. Self-Check Tape Instructions (Sheet 3)



Tape Word Count	Operation	Indication
00144	PIO	CHECKS I01 FOR ZEROS
00145	PIO	CHECKS I02 FOR ONES
00146	CI0001,0C6	CLEAR S I02
00147	PIO	CHECKS I02 FOR ZEROS
00150	PIO	CHECKS I01 FOR ZEROS
00151	PIO	CHECKS I02 CIRCULATE LOOP
00152	PIO	CHECKS I02 FOR ZEROS
00153	LDLC3	LOADS DL WITH ONES
00154	PIO	LOADS I01 WITH ONES
00155	LDLC3	CLEAR S DL
00156	PIO	CHECKS I01 FOR ONES
00157	PIO	CHECKS I02 FOR ZEROS
00160	CI0001,0C6	LOADS I02 WITH ONES
00161	PIO	CHECKS I01 FOR ONES
00162	PIO	CHECKS I02 FOR ONES
00163	PIO	CLEAR S I01
00164	PIO	CHECKS I01 FOR ZEROS
00165	CI0002,025	LOADS I01 WITH ONES
00166	PIO	CHECKS I02 FOR ONES
00167	PIO	CHECKS I01 FOR ONES
00170	PIO	CLEAR S I01
00171	CI0001,0C6	CLEAR S I02
00172	LDLC3	LOADS DL WITH ONES
00173	PIO	LOADS I01 WITH ONES
00174	LDLC3	CLEAR S DL
00175	CI0002,C25	I02 IS ZEROS I01 IS ONES
00176	PIO	CHECK I01 FOR ONES
00177	PIO	CHECK I02 FOR ZEROS
0200	LDLC3	LOAD DL WITH ONES
0201	PIO	LOAD I01 WITH ONES
0202	CI0001,0C6	LOAD I02 WITH ONES
0203	LDLC3	CLEAR DL
0204	PIO	CLEAR I01
0205	CI0001,025	I01 IS ZEROS I02 IS ONES
0206	PIO	CHECKS I01 FOR ZEROS
0207	LDLC3	LOAD DL WITH ONES
0210	PIO	I01 CONTAINS ZEROS
0211	PIO	CHECKS I01 FOR ZEROS
0212	LDLC3	CLEAR S DL

Figure 7-27. Self-Check Tape Instructions (Sheet 4)

Tape Word Count	Operation	Indication
00213	PIO	CLEAR S IO1
00214	C10001,006	CLEAR S IO2
00215	LDLC3	LOADS DL WITH ONES
00216	PIO	LOADS IO1 WITH ONES
00217	C10001,0025	IO2 CONTAINS ZEROS
00220	PIO	CHECKS IO2 FOR ZEROS
00221	C10001,006	LOADS IO2 WITH ONES
00222	C10016	CLEAR S IO2
00223	PIO	CHECKS IO2 FOR ZEROS
00224	C10001,006	LOADS IO2 WITH ONES
00225	C10021	CLEAR S IO2
00226	PIO	CHECKS IO2 FOR ZEROS
00227		CHECKS PIO A1 AND A2
00230	PIO	CHECKS PIO A1 AND A2
00231	PIO	CHECKS PIO A1 AND A2
00232	C10016	CLEAR S IO2
00233	C10002,025	CLEAR S IO1
00234	C10002	PAM=0 WHEN PIO=0
00235	PIO	CHECK IO1 FOR ZEROS
00236	LDLC3	LOADS EVEN BITS INTO DL
00237	PIO	LOADS EVEN BITS INTO IO1
00240	PIO	CHECK IO1 FOR EVEN BITS
00241	C10001,006	LOADS EVEN BITS INTO IO2
00242	PIO	CHECK IO1 FOR EVEN BITS
00243	PIO	CHECK IO2 FOR EVEN BITS
00244	C10016	CLEAR IO2
00245	C10002,025	CLEAR IO1
00246	C10002,021	IO1 IS ZEROS
00247	PIO	CHECKS IO1 FOR ZEROS
00250	PIO	LOAD IO1 WITH EVEN BITS
00251	C10001,006	LOAD IO2 WITH EVEN BITS
00252	LDLC3	CLEAR S DL
00253	PIO	CLEAR S IO1
00254	C10002,021	IO1=000025252
00255	PIO	CHECK IO1 FOR ABOVE PATTERN
00256	C10016	CLEAR IO2
00257	C10002,025	CLEAR IO1
00260	SIE	

Figure 7-27. Self-Check Tape Instructions (Sheet 5)

Tape Word Count	Operation	Indication
00261	PIO	CHECKS CPIOM LO BIT
00262	SSL	
00263	PIO	CHECKS CPIOA LO BIT
00264	SSL	
00265	PIO	CHECKS CPIOM HO BIT
00266	SSL	
00267	PIO	CHECKS CPIOA HO BIT
00270	SSL	
00271	LDLC3	LOAD 825 IN DL
00272	PIO	LOAD 825 IN IOI
00273	PIO	CHECK CPIOM
00274	SSL	
00275	RIE	END OF IO TEST
00276	LDLC3	CLEAR DL
00277		CHECK DIN FOR TROP3=1 CHECK INSSO AND DSMO FOR CYC2
00300	PIO	LOAD IOI WITH ZEROS
00301	PIO	CHECK IOI FOR ZEROS
00302	LDLC2	CHECK INSSO AND DSMO FOR PHB AND PHC OF CYC2
00303	PIO	LOAD IOI WITH 820 AND SIGN
00304	PIO	CHECK IOI FOR 820 AND SIGN
00305	LDLC2	
00306	LDLC2	CHECKS THAT DIN=DISO DURING CYC3 ONLY
00307	PIO	IOI CONTAINS SIGN ONLY
00310	PIO	CHECKS IOI FOR SIGN ONLY
00311	LDLC3	CLEAR DL
00312	PIO	CLEAR IOI
00313	CAL321	NO ADDRESS ERROR
00314		NO COMPARE ERROR
00315		NO COMPARE ERROR
00316	MPH	NO COMPARE ERROR
00317	TMI	NO COMPARE ERROR
00320		NO COMPARE ERROR
00321	LDLC3	LOADS IS1,IS2,IS3,IS4 IN DL
00322		NO COMPARE ERROR
00323	TRA	NO COMPARE ERROR
00324	LDLC3	CLEAR DL END OF COMPARATOR CONTROL TEST
00325		A1 TO A8 ARE ONES
00326		A9=1
00327	SIE	

Figure 7-27. Self-Check Tape Instructions (Sheet 6)

Tape Word Count	Operation	Indication
00330	CAL321	NA1=1,OA1=0
00331	SSL	
00332	LDLC3	CLEAR DL
00333	CAL321	NA2=1,OA2=0
00334	SSL	
00335	LDLC3	CLEAR DL
00336	CAL321	NA3=1,OA3=0
00337	SSL	
00340		CLEAR DL
00341	CAL321	NA4=1,OA4=0
00342	SSL	
00343	LDLC3	CLEAR DL
00344	CAL321	NA5=1,OA5=0
00345	SSL	
00346	LDLC3	CLEAR DL
00347	CAL321	NA6=1,OA6=0
00350	SSL	
00351	LDLC3	CLEAR DL
00352	CAL321	NA7=1,OA7=0
00353	SSL	
00354	LDLC3	CLEAR DL
00355	CAL321	NA8=1,OA8=0
00356	SSL	
00357	LDLC3	CLEAR DL
00360	CAL321	NA9=1,OA9=0
00361	SSL	
00362	LDLC3	CLEAR DL
00363	CALO	NA1=0,OA1=1
00364	SSL	
00365	CALO	NA2=0,OA2=1
00366	SSL	
00367	CALO	NA3=0,OA3=1
00370	SSL	
00371	CALO	NA4=0,OA4=1
00372	SSL	
00373	CALO	NA5=0,OA5=1
00374	SSL	
00375	CALO	NA6=0,OA6=1

Figure 7-27. Self-Check Tape Instructions (Sheet 7)

Tape Word Count	Operation	Indication
00376	SSL	
00377	CALO	NA7=0,OA7=1
00400	SSL	
00401	CALO	NA8=0,OAR=1
00402	SSL	
00403	CALO	NA9=0,CA9=1
00404	SSL	
00405	XOR	NOPI=1,OPI=0
00406	SSL	
00407	PIO	NOP2=1,OP2=0
00410	SSL	
00411	TMI	NOP3=1,OP3=0
00412	SSL	
00413	TRA	NOP3=0,OP3=1
00414	SSL	
00415	HOP	NOP4=0,OP4=1
00416	SSL	
00417	STO	NOP4=1,OP4=0
00420	SSL	
00421	MPY	NOP2=0,OP2=1
00422	SSL	
00423	SUB	NOPI=0,OPI=1
00424	SSL	
00425	RIE	
00426	CI0002,045	CLEAR IOI
00427	PIO	CHECK IOI FOR ZEROS
00430	CI0002,045	LOAD IOI WITH B16,14,12,10
00431	PIO	CHECK IOI FOR B16,14,12,10
00432	CI0002,045	LOAD IOI WITH B17
00433	PIO	CHECK IOI FOR B17
00434	CI0002,045	LOAD IOI WITH B15,13,11,9
00435	PIO	CHECK IOI FOR B15,13,11,9
00436	SIE	
00437	CI0002,045	CLEAR IOI
00440	SSL	
00441	RIE	
00442	PIO	CHECK IOI FOR ZEROS
00443	SIE	
00444	CI0002,045	CLEAR IOI

Figure 7-27. Self-Check Tape Instructions (Sheet 8)

Tape Word Count	Operation	Indication
00445	SSL	
00446	RIE	
00447	P10	CHECK I01 FOR ZEROS
00450	C10002	I01 CONTAINS ZEROS
00451	P10	CHECKS I01 FOR ZEROS
00452		NO ADDRESS ERROR O A8 O P4 O P2
00453	SIE	
00454		NOP1=0,OP1=1
00455	SSL	
00456		NOP3=1,OP3=0
00457	SSL	
00460		NA8=1,OA8=0
00461	SSL	
00462	RIE	END OF ADRSR TEST
00463	LDLC3	CLEAR DL
00464	P10	LOAD P10 A1
00465	C10002,011	LOAD I01 WITH B25,11
00466	P10	CHECK I01 FOR B25,11
00467	C10002	CLEAR I01
00470	P10	CHECK I01 FOR ZEROS
00471	P10	CLEAR P10 ADR
00472		CPI,OP3,OP4
00473	CAL321	LOADS A1 TO A9
00474	SIE	
00475	LDLC3	CLEAR DL
00476	CAL321	NA1=1,OA1=0
00477	SSL	
00500	LDLC3	CLEAR DL
00501	CAL321	NA2=1,OA2=0
00502	SSL	
00503	LDLC3	CLEAR DL
00504	CAL321	NA3=1,OA3=0
00505	SSL	
00506	LDLC3	CLEAR DL
00507	CAL321	NA4=1,OA4=0
00510	SSL	
00511	LDLC3	CLEAR DL
00512	CAL321	NA5=1,OA5=0

Figure 7-27. Self-Check Tape Instructions (Sheet 9)

Tape Word Count	Operation	Indication
00513	SSL	
00514	LDLC3	CLEAR DL
00515	CAL321	NA6=1,OA6=0
00516	SSL	
00517	LDLC3	CLEAR DL
00520	CAL321	NA7=1,OA7=0
00521	SSL	
00522	LDLC3	CLEAR DL
00523	CAL321	NA8=1,OA8=0
00524	SSL	
00525	LDLC3	CLEAR DL
00526	CAL321	NA9=1,OA9=0
00527	SSL	
00530	LDLC3	CLEAR DL
00531	CALO	NA1=0,OA1=1
00532	SSL	
00533	CALO	NA2=0,OA2=1
00534	SSL	
00535	CALO	NA3=0,OA3=1
00536	SSL	
00537	CALO	NA4=0,OA4=1
00540	SSL	
00541	CALO	NA5=0,OA5=1
00542	SSL	
00543	CALO	NA6=0,OA6=1
00544	SSL	
00545	CALO	NA7=0,OA7=1
00546	SSL	
00547	CALO	NA8=0,OA8=1
00550	SSL	
00551	CALO	NA9=0,OA9=1
00552	SSL	
00553	AND	NOP3=1,OP3=0
00554	SSL	
00555	SUB	NOP3=0,OP3=1
00556	SSL	
00557	HOP	NOP2=0,OP2=1
00560	SSL	
00561	DIV	NOP1=1,CPI=0

Figure 7-27. Self-Check Tape Instructions (Sheet 10)

Tape Word Count	Operation	Indication
00562	SSL	
00563	PIO	NOP4=1,OP4=0
00564	SSL	
00565	STO	NOP2=1,OP2=0
00566	SSL	
00567	MPY	NOP4=0,OP4=1
00570	SSL	
00571	TKA	NOP1=0,OP1=1
00572	SSL	
00573	RIE	END OF INSDR TEST
00574		LOAD A1 TO A8 NO ERROR
00575	STI	
00576	CAL321	NA1=1,OA1=0
00577	SSL	
00600	CAL321	NA2=1,OA2=0
00601	SSL	
00602	CAL321	NA3=1,OA3=0
00603	SSL	
00604	CAL321	NA4=1,OA4=0
00605	SSL	
00606	CAL321	NA5=1,OA5=0
00607	SSL	
00610	CAL321	NA6=1,OA6=0
00611	SSL	
00612	CAL321	NA7=1,OA7=0
00613	SSL	
00614	CAL321	NA8=1,OA8=0
00615	SSL	
00616	CALO	NA1=0,CA1=1
00617	SSL	
00620	CALO	NA2=0,CA2=1
00621	SSL	
00622	CALO	NA3=0,CA3=1
00623	SSL	
00624	CALO	NA4=0,CA3=1
00625	SSL	
00626	CALO	NA5=0,CA5=1
00627	SSL	

Figure 7-27. Self-Check Tape Instructions (Sheet 11)



Tape Word Count	Operation	Indication
00630	CALO	NA6=0,OA6=1
00631	SSL	
00632	CALO	NA7=0,OA7=1
00633	SSL	
00634	CALO	NA8=0,OA8=1
00635	SSL	
00636	RIE	END OF IADR TEST
00637	LDL3	LOAD DL WITH IM2,DM2,IS2,DS2
00640		CHECK SSMSC
00641	LDL3	LOAD DL WITH B13
00642		CHECKS SSMSC
00643	LDL3	LOAD DL WITH DDX,DS3
00644	SF1	CHECKS SSMSC DM1,DS4
00645	SIE	
00646	LDL3	CLEAR DL
00647	LDL3	SSMSC ERROR DL CONTAINS ZEROS TRS DDX=0 DSMSO DDX=1
00650	SSL	
00651	P10	LOAD IO1 WITH ZEROS
00652	P10	CHECK IO1 FOR ZEROS B9
00653	SSL	
00654	LDL3	LOAD DL WITH DS1
00655		SSMSC TRS ERROR DSMSO=0 TRS HAS DS1
00656	SSL	
00657		SSMSC HOPCI ERROR HOPCI=0 DSMSO HAS DS1
00660	SSL	
00661	LDL3	CLEAR DL
00662	LDL3	SSMSC HOPCI ERROR DSMSO=0 HOPCI HAS DS1 DL CONTAINS 85,25
00663	SSL	
00664	P10	LOAD IO1 WITH 85,25
00665	P10	CHECK IO1 FOR 85,25
00666	SSL	
00667		SSMSC HOPCI ERROR HOPCI=0 DSMSU HAS DS1 IO1 CONTAINS S TO B25
00670	SSL	
00671	P10	CHECKS IO1 FOR S TO B25
00672	SSL	
00673	RIE	
00674	LDL3	CLEAR DL
00675	P10	CLEAR IO1 END OF SSMSC TEST
00676	LDL3	LOAD DL WITH IM1,DS3

Figure 7-27. Self-Check Tape Instructions (Sheet 12)

Tape Word Count	Operation	Indication
00677	C10002,045 LOADS IO1 WITH 822,25	
00700	PIO CHECK IO1 FOR 822,25	
00701	LDLC3 LOAD DL WITH IM2	
00702	C10002,051 LOAD IO1 WITH B11	
00703	PIO CHECK IO1 FOR B11	
00704	C10002 CLEAR IO1	
00705	PIO CHECK IO1 FOR ZEROS	
00706	C10002,045,051 LOADS IO1 WITH B11,17	
00707	PIO CHECK IO1 FOR B11,17	
00710	LDLC3 CLEAR DL	
00711	PIO CLEAR IO1	
00712	LDLC3 LOAD DL WITH ALL SECTORS,MODULES,DUPLX,SYLLABLE	
00713	CHECK SSMBR	
00714	LDLC3 LOAD DL WITH IM2	
00715	SIE	
00716	SSMBR TRS ERROR	TRS=IM2 TRR=0
00717	SSL	
00720	SHFC1	TRS=IM3 TRR=0
00721	SSL	
00722	SHFC1	TRS=IS1 TRR=0
00723	SSL	
00724	SHFC1	TRS=IS2 TRR=0
00725	SSL	
00726	SHFC1	TRS=IS3 TRR=0
00727	SSL	
00730	SHFC1	TRS=IS4 TRR=0
00731	SSL	
00732	SHFC1	TRS=SYL TRR=0
00733	SSL	
00734	LDLC3 LOADS DL WITH DDH	
00735	SSMBR TRS ERROR	TRS=DDX TRR=0
00736	SSL	
00737	SHFC1	TRS=DM1 TRR=0
00740	SSL	
00741	SHFC1	TRS=DM2 TRR=0
00742	SSL	
00743	SHFC1	TRS=DM3 TRR=0
00744	SSL	

Figure 7-27. Self-Check Tape Instructions (Sheet 13)

Tape Word Count	Operation	Indication
00745	SHFC1	TRS=DS1 TRR=0
00746	SSL	
00747	SHFC1	TRS=DS2 TRR=0
00750	SSL	
00751	SHFC1	TRS=DS3 TRR=0
00752	SSL	
00753	SMBR TRS ERROR	TRS=DS3 TRR=0
00754	SSL	
00755	SHFC1	TRS=DS4 TRR=0
00756	SSL	
00757	SHFC1	TRS=IDX TRR=0
00760	SSL	
00761	SHFC1	TRS=IM1 TRR=0
00762	SSL	
00763	RIE	
00764	LDLC3	
00765	LOAD DL WITH ALL SECTORS, MODULES, DUPLEX, SYLLABLE CHECK SSMOR	
00766	SIE	
00767	LDLC3	
00770	SSMBR TRS ERROR	TRS=0 TRR=DM2 IM2 HOPC1=IM2,DM2
00771	SSL	
00772	SSMDR TRS ERROR	TRS=0 TRR=DM2 IM2 HOPC1=IM2,DM2
00773	SSL	
00774	SHFC1	TRS=0 TRR=DM3 IM3 HOPC1=IM3,DM3
00775	SSL	
00776	SSMDR TRS ERROR	TRS=0 TRR=DM3 IM3 HOPC1=IM3,DM3
00777	SSL	
01000	SHFC1	TRS=0 TRR=DS1 IS1 HOPC1=IS1,DS1
01001	SSL	
01002	SSMDR TRS ERROR	TRS=0 TRR=DS1 IS1 HOPC1=IS1,DS1
01003	SSL	
01004	SHFC1	TRS=0 TRR=DS2 IS2 HOPC1=IS2,DS2
01005	SSL	
01006	SSMDR TRS ERROR	TRS=0 TRR=DS2 IS2 HOPC1=IS2,DS2
01007	SSL	
01010	SHFC1	TRS=0 TRR=DS3 IS3 HOPC1=IS3,DS3
01011	SSL	
01012	SSMDR TRS ERROR	TRS=0 TRR=DS3 IS3 HOPC1=IS3,DS3
01013	SSL	

Figure 7-27. Self-Check Tape Instructions (Sheet 14)

Tape Word Count	Operation	Indication
01014	SHFC1	SSMBK TRS ERROR TRS=0 TRR=DS4 IS4 HOPC1=IS4,DS4
01015	SSL	
01016	SSL	SSMDR TRS ERROR TRS=0 TRR=DS4 IS4 HOPC1=DS4,IS4
01017	SSL	
01020	LDLC3	LCAD DL WITH SYL,DDX
01021	SSL	SSMBR TRS ERROR TRS=0 TRR=SYL IDX,DDX HOPC1=IDX,DDX,SYL
01022	SSL	
01023	SSL	SSMDR TRS ERROR TRS=0 TRR=SYL IDX,DDX HOPC1=IDX,DDX,SYL
01024	SSL	
01025	LDLC3	LOADS DL WITH SYL,IDX
01026	SSL	SSMBK TRS ERROR TRS=0 TRR=DDX IDX,SYL HOPC1=IDX,DDX,SYL
01027	SSL	
01030	SSL	SSMDR TRS ERROR TRS=0 TRR=DDX IDX,SYL HOPC1=IDX,DDX,SYL
01031	SSL	
01032	LDLC3	LOAD DL WITH SYL,DDX
01033	SSL	SSMBR TRS ERROR TRS=0 TRR=IDX DDX,SYL HOPC1=IDX,DDX,SYL
01034	SSL	
01035	SSL	SSMDR TRS ERROR TRS=0 TRR=IDX DDX,SYL HOPC1=IDX,DDX,SYL
01036	SSL	
01037	LDLC3	LCAD DL WITH DMI
01040	SSL	SSMBR TRS ERROR TRS=0 TRR=IMI DMI HOPC1=IM1,DMI
01041	SSL	
01042	SSL	SSMDR TRS ERROR TRS=0 TRR=IMI DMI HOPC1=IM1,DMI
01043	SSL	
01044	SHFC1	SSMBR TRS ERROR TRS=0 TRR=IM2 DM2 HOPC1=IM2,DM2
01045	SSL	
01046	SSL	SSMDR TRS ERROR TRS=0 TRR=IM2 DM2 HOPC1=IM2,DM2
01047	SSL	
01050	SHFC1	SSMBR TRS ERROR TRS=0 TRR=IM3 DM3 HOPC1=IM3,DM3
01051	SSL	
01052	SSL	SSMDR TRS ERROR TRS=0 TRR=IM3 DM3 HOPC1=IM3,DM3
01053	SSL	
01054	SHFC1	SSMBK TRS ERROR TRS=0 TRR=ISI DS1 HOPC1=IS1,DS1
01055	SSL	
01056	SSL	SSMDR TRS ERROR TRS=0 TRR=ISI DS1 HOPC1=IS1,DS1
01057	SSL	
01060	SHFC1	SSMBK TRS ERROR TRS=0 TRR=IS2 DS2 HOPC1=IS2,DS2
01061	SSL	

Figure 7-27. Self-Check Tape Instructions (Sheet 15)

Tape Word Count	Operation	Indication
01062	SSMDR TRS ERROR	TRS=0 TRR=IS2 DS2 HOPCI=IS2,DS2
01063	SSL	
01064	SHFC1	TRS=0 TRR=IS3 DS3 HOPCI=IS3,DS3
01065	SSL	
01066	SSMDK TRS ERROR	TRS=0 TRR=IS3 DS3 HOPCI=IS3,DS3
01067	SSL	
01070	SHFC1	TRS=0 TRR=IS4 DS4 HOPCI=IS4,DS4
01071	SSL	
01072	SSMDR TRS ERROR	TRS=0 TRR=IS4 DS4 HOPCI=IS4,DS4
01073	SSL	
01074	SHFC1	TRS=0 TRR=DM1 IM1 HOPCI=IM1,DM1
01075	SSL	
01076	SHFC1	TRS=0 TRR=DM1 IM1 HOPCI=IM1,DM1
01077	SSL	
01100	SSMDR TRS ERROR	
01101	SSL	
01102	LDLC3	
01103	SSMDR TRS ERROR	TRS=IM2 TRR=0 HOPCI=0
01104	SSL	
01105	SHFC1	TRS=IM3 TRR=0 HOPCI=0
01106	SSL	
01107	SHFC1	TRS=IS1 TRR=0 HOPCI=0
01110	SSL	
01111	SHFC1	TRS=IS2 TRR=0 HOPCI=0
01112	SSL	
01113	SHFC1	TRS=IS3 TRR=0 HOPCI=0
01114	SSL	
01115	SHFC1	TRS=IS4 TRR=0 HOPCI=0
01116	SSL	
01117	SHFC1	TRS=SYL TRR=0 HOPCI=0
01120	SSL	
01121	LDLC3	
01122	SSMDR TRS ERROR	TRS=DDX TRR=0 HOPCI=0
01123	SSL	
01124	SHFC1	TRS=DM1 TRR=0 HOPCI=0
01125	SSL	
01126	SHFC1	TRS=DM2 TRR=0 HOPCI=0
01127	SSL	
01130	SHFC1	TRS=DM3 TRR=0 HOPCI=0

Figure 7-27. Self-Check Tape Instructions (Sheet 16)

Tape Word Count	Operation	Indication
01131	SSL	
01132	SHFC1	SSMDR TRS ERROR TRS=DS1 TRR=0 HOPCI=0
01133	SSL	
01134	SHFC1	SSMDR TRS ERROR TRS=DS2 TRR=0 HOPCI=0
01135	SSL	
01136	SHFC1	SSMDR TRS ERROR TRS=DS3 TRR=0 HOPCI=0
01137	SSL	
01140	SHFC1	SSMDR TRS ERROR TRS=DS4 TRR=0 HOPCI=0
01141	SSL	
01142	SHFC1	SSMDR TRS ERROR TRS=IDX TRR=0 HOPCI=0
01143	SSL	
01144	SHFC1	SSMDR TRS ERROR TRS=IMI TRR=0 HOPCI=0
01145	SSL	
01146	LDLC3	LOAD DL WITH IM1,DM1
01147	SSL	SSMBR HOPCI ERROR HOPCI=0 TRR=DM1, IM1 TRS=DM1, IM1
01150	SSL	
01151	SSL	SSMDR HOPCI ERROR HOPCI=0 TRR=DM1, IM1 TRS=DM1, IM1
01152	SSL	
01153	SSL	SSMBR HOPCI ERROR HOPCI=0 TRR=DM1, IM1 TRS=DM1, IM1
01154	SSL	
01155	SSL	SSMBR HOPCI ERROR HOPCI=IM1, IM2, DM1 TRR=IM1, DM1 TRS=IM1, DM1
01156	SSL	
01157	SSL	SSMDR HOPCI ERROR HOPCI=IM1, IM2, DM1 TRR=IM1, DM1 TRS=IM1, DM1
01160	SSL	
01161	LDLC3	CLEAR DL
01162	RIE	END OF SSMBR AND SSMDR TESTS
01163	PIO	IO1 CONTAINS ZEROS OP3
01164	PIO	CHECK IO1 FOR ZEROS
01165	LDLC3	LOAD DL WITH B25
01166	PIO	IO1 CONTAINS B25
01167	PIO	CHECK IO1 FOR B25
01170	LDLC3	CLEAR DL
01171	PIO	CHECK IO1 FOR B25
01172	LDLC3	LOAD DL WITH SIGN
01173	PIO	IO1 CONTAINS SIGN
01174	PIO	CHECK IO1 FOR SIGN
01175	SHFEXM,LDLC2	LOAD DL WITH S, B2 THEN CLEAR DL IO1 CONTAINS B5,7
01176	PIO	CHECK IO1 FOR B5,7

Figure 7-27. Self-Check Tape Instructions (Sheet 17)

Tape Word Count	Operation	Indication
01177	LDLC2	LOAD DL WITH S,B2 THEN CLEAR DL IO1 CONTAINS S,B2
01200	PIO	CHECK IO1 FOR S,B2
01201	LDLC2,RSU	IO1 CONTAINS S,B2
01202	PIO	CHECK IO1 FOR S,B2
01203	LDLC2,IMI	IO1 CONTAINS S,B2
01204	PIO	CHECK IO1 FOR S,B2
01205	LDLC2,PIO	IO1 CONTAINS S,B2
01206	PIO	CHECK IO1 FOR S,B2
01207	LDLC2,ANC	IO1 CONTAINS S,B2
01210	PIO	CHECK IO1 FOR S,B2
01211	LDLC3	LOADS DL WITH S,B2
01212	SHF	IO1 CONTAINS S,B2
01213	PIO	CHECKS IO1 FOR S,B2
01214	SHF	IO1 CONTAINS S,B2
01215	PIO	CHECKS IO1 FOR S,B2
01216	CI0002,035	IO1 CONTAINS ZEROS
01217	PIO	CHECK IO1 FOR ZEROS
01220	CI0002,031	IO1 CONTAINS ZEROS
01221	PIO	CHECK IO1 FOR ZEROS
01222	LDLC3	CLEAR DL
01223	LDLC2	NO ERRORS
01224	CI0002	CLEAR IO1
01225	SIE	
01226	LDLC3	CLEAR DL
01227	LDLC2	TRS SER ERROR IO1=ZEROS DD=S,B1,2,4
01230	SSL	
01231	PIO	CHECK IO1 FOR ZEROS 28DDTISO=S,B1,2,4
01232	SSL	
01233	LDLC3	CLEAR DL
01234	LDLC2	TRS SER ERROR DL=S,B1,2,4
01235	SSL	
01236	PIO	CHECK IO1 FOR ZEROS 28DDTISO=S,B1,3,4,5
01237	SSL	
01240	LDLC3	CLEAR DL
01241	LDLC2	A13 SER ERROR IO1=S,B1,2,4
01242	SSL	
01243	RIE	
01244	PIO	CHECK IO1 FOR S,B1,2,4
01245	CI0002	CLEAR IO1

Figure 7-27. Self-Check Tape Instructions (Sheet 18)

Tape Word Count	Operation	Indication
01246	LDLC3	CLEAR DL
01247	SIE	
01250	LDLC2,LDLC3	A13 SER ERROR IOI=S,81,2,4
01251	SSL	
01252	CI0002	CLEAR IOI
01253	LDLC3	CLEAR DL
01254	LDLC2	TRS SER ERROR DD=S,81,2,4
01255	SSL	
01256	CI0002,035	IOI CONTAINS B23,24,25
01257	RIE	
01260	PIO	CHECK IOI FOR B23,24,25
01261	SIE	
01262	LDLC3	CLEAR DL
01263	LDLC2	TRS SER ERROR DD=S,81,2,4
01264	SSL	
01265	CI0002,031	IOI CONTAINS B5,6,7,9
01266	RIE	
01267	PIO	CHECK IOI FOR B5,6,7,9
01270	SIE	
01271	LDLC3	CLEAR DL
01272		TRS SER ERROR DD=S,81,2,4
01273	SSL	
01274	CI0002	IOI CONTAINS ZEROS
01275	RIE	
01276	PIO	CHECK IOI FOR ZEROS
01277	SIE	
01300	LDLC3	LOAD DL WITH DMI
01301		SSMSC TRS ERROR
01302	SSL	
01303	CI0002,031	IOI CONTAINS ZEROS
01304	RIE	
01305	PIO	CHECK IOI FOR ZEROS
01306	SIE	
01307	LDLC3	CLEAR DL
01310	LDLC2,LDLC3	A13 SER ERROR
01311	SSL	
01312	CI0002,031	IOI CONTAINS ZEROS
01313	RIE	

Figure 7-27. Self-Check Tape Instructions (Sheet 19)



Tape Word Count	Operation	Indication
01314	PIO	CHECK IOI FOR ZEROS
01315	SIE	
01316	LDLC3	LOAD DL WITH DMI
01317		SSMSC HOPCI ERROR DD=88
01320	SSL	
01321	CIO002,031	IOI CONTAINS 813
01322	RIE	
01323	PIO	CHECK IOI FOR 813
01324	LDLC3	CLEAR DL
01325	LDLC2	NO ERROR 28DDTSO=85,6,7,8 DTDR825=85,6,7,8
01326	SIE	
01327	LDLC3	CLEAR DL
01330		TRS PAR ERROR DD=S,81,2,3 28DDTSO=0 DTDR825=1 (S)
01331	SSL	
01332	LDLC3	CLEAR DL
01333		TRS PAR ERROR DD=S,81,2,3 28DDTSO=1(81) DTDR825=0
01334	SSL	
01335	RIE	END OF DD CHECKS
01336	LDLC2	LOAD DL WITH ZEROS
01337	CIO002,051	IOI CONTAINS B20
01340	PIO	CHECK IOI FOR B20
01341	LDLC3	CLEAR DL
01342	PIO	CLEAR IOI
01343	STO	SYLO=0 SYLI=0
01344	STO	SYLO=1 SYLI=0
01345		DMI SYLO=C SYLI=1
01346	CLA	SYLO=0 SYLI=1
01347	DIV	SYLO=0 SYLI=1
01350	XOR	SYLO=0 SYLI=1
01351	PIO	SYLO=0 SYLI=1
01352		SYLO=0 SYLI=0 DX
01353	BRA18	SYLO=1 SYLI=0 BRB=0(0,1) BRASYLI=C BRASYLO=1
01354	BRA1C	SYLO=0 SYLI=1 BRB=0(0,1) BRASYLI=1 BRASYLO=0
01355	BRB18	SYLO=1 SYLI=0 BRA=0(0,1) BRBSYLI=0 BRBSYLO=1
01356	BRB1C	SYLO=0 SYLI=1 BRA=0(0,1) BRBSYLI=1 BRBSYLO=1
01357		SYLO=C SYLI=0 BRA=0(0,1) BRB=0(0,1) DX
01360	BRA18,BRA1C	SYLO=1 SYLI=1 BRA=1(0,1) BRB=C(0,1)
01361	BRB18,BRB1C	SYLO=1 SYLI=1 BRA=0(0,1) BRB=1(0,1) DMI
01362	STO	SYLO=0 SYLI=0 BRA=0(0,1) BRB=0(0,1) DX

Figure 7-27. Self-Check Tape Instructions (Sheet 20)

Tape Word Count	Operation	Indication
01363	SYLO=0 SYL1=1 BRASYLO=0 BRASYL1=1 BRBSYLO=0 BRBSYL1=1 DX	
01364	SYLO=0 SYL1=1 BRASYLO=0 BRASYL1=1 BRBSYLO=0 BRBSYL1=1 DX	
01365	SYLO=1 SYL1=0 BRASYLO=1 BRASYL1=0 BRBSYLO=1 BRBSYL1=0 DX	
01366	SYLO=1 SYL1=0 BRASYLO=1 BRASYL1=0 BRBSYLO=1 BRBSYL1=0 DX	
01367	SIE	
01370	BRB1B, BRB1C BR14 ERROR SYLO=0 SYL1=0 BRA=0(0,1) BRB=1(0,1) DX	
01371	SSL	
01372	BRA1B, BRB1C BR14 ERROR SYLO=0 SYL1=0 BRA=1(0,1) BRB=0(0,1) DX DMI	
01373	SSL	
01374	BRA1C, BRB1B, BRB1C BR14 ERR SYLO=1 SYL1=1 BRASYLO=0 BRASYL1=1 BRB=1(0,1)	
01375	SSL	
01376	BRA1B, BRB1B, BRB1C BR14 ERR SYLO=1 SYL1=1 BRASYLO=1 BRASYL1=0 BRB=1(0,1)	
01377	SSL	
01400	BRA1B BR14 ERROR SYLO=0 SYL1=0 BRASYLO=1 BRASYL1=0 BRB=0(0,1)	
01401	SSL	
01402	BRA1C BR14 ERROR SYLO=0 SYL1=0 BRASYLO=0 BRASYL1=1 BRB=0(0,1)	
01403	SSL	
01404	BRA1B, BRA1C, BRB1C BR14 ERR SYLO=1 SYL1=1 BRA=1(0,1) BRBSYLO=0 BRBSYL1=1 DMI WILL BE ON FOR TEST 1404	
01405	SSL	
01406	BRA1B, BRA1C, BRB1B BR14 ERR SYLO=1 SYL1=1 BRA=1(0,1) BRBSYLO=1 BRBSYL1=0 DMI WILL BE ON FOR TEST 1406	
01407	SSL	
01410	BRB1B BR14 ERROR SYLO=0 SYL1=0 BRA=0(0,1) BRBSYLO=1 BRBSYL1=0 DMI	
01411	SSL	
01412	BRB1C BR14 ERROR SYLO=0 SYL1=0 BRA=0(0,1) BRBSYLO=0 BRBSYL1=1	
01413	SSL	
01414	BR14 ERROR SYLO=0 SYL1=1 BRA=0(0,1) BRB=0(0,1)	
01415	SSL	
01416	C10022 END OF BRA, BRB TEST SWITCH TO TMR	
01417	THE NEXT FOUR TESTS ARE BLANK TO ALLOW TIME FOR RELAYS TO SETTLE	
01420		
01421		
01422		
01423	R1E MAKE SURE NO ERROR EXISTS	
01424	ST6	
01425	SIE NO ERRORS	
01426	SIE	
01427	EPI	
01430	SSL	

Figure 7-27. Self-Check Tape Instructions (Sheet 21)

Tape Word Count	Operation	Indication
01431	EP2	
01432	SSL	
01433	EP3	
01434	SSL	
01435	EP4	
01436	SSL	
01437	EP5	
01440	SSL	
01441	EP6	
01442	SSL	
01443	EP7	
01444	SSL	
01445	EP8	
01446	SSL	
01447	EP9	
01450	SSL	
01451	EP10	
01452	SSL	
01453	EP11	
01454	SSL	
01455	EP12	
01456	SSL	
01457	EP13	
01460	SSL	
01461	C10056	SWITCH OUT OF TMR
01462		THE NEXT FOUR TESTS ARE BLANK TO ALLOW TIME FOR RELAYS TO SETTLE
01463		
01464		
01465		
01466	RIE	
01467	EPI	READER SHOULD NOT STOP
01470	RIE	
01471	C10022	SWITCH TO TMR
01472		THE NEXT FOUR TESTS ARE BLANK TO ALLOW TIME FOR RELAYS TO SETTLE
01473		
01474		
01475		
01476	SSL	END OF DISAGREEMENT ERROR TEST
01477	LDLC3	LOAD DL WITH B3,4,8,9

Figure 7-27. Self-Check Tape Instructions (Sheet 22)

Tape Word Count	Operation	Indication
01500	PIO LOAD IO1 WITH B3,4,8,9	
01501	CI0001,OC6 LOAD IO2 WITH B3,4,8,9	
01502	LDLC3 LOAD DL WITH B3,4,8,9,17,18,22,23	
01503	RIE	
01504	FPIO NO ERRORS	
01505	LDLC3 LOAD DL WITH ONES	
01506	PIO LOAD IO1 WITH ONES	
01507	CI0001,OC6 LOAD IO2 WITH ONES	
01510	LDLC3 LOAD DL WITH B1 TO 9,17,18,22,23	
01511	FPIO,CSVE12 TRS VEDT3 VT8 SVPI INTO IO1	A3 TRS ERROR
01512	SSL	
01513	FPIO CHECK IO1 FOR SVPI	ERROR
01514	SSL	
01515	FPIO,CSVE3 TRS VEDT3 VT5 SVPI INTO IO1	A3 TRS ERROR
01516	SSL	
01517	FPIO CHECK IO1 FOR SVPI	ERROR
01520	SSL	
01521	FPIO,CSVE31 TRS VEDT5 VT7 SVPI INTO IO1	A2 TRS ERROR
01522	SSL	
01523	FPIO CHECK IO1 FOR SVPI	ERROR
01524	SSL	
01525	FPIO,CSVE2 TRS VEDT6 VT4 SVPI INTO IO1	A2 TRS ERROR
01526	SSL	
01527	FPIO CHECK IO1 FOR SVPI	ERROR
01530	SSL	
01531	FPIO,CSVE32 TRS VEDT7 VT6 SVPI INTO IO1	A1 TRS ERROR
01532	SSL	
01533	FPIO CHECK IO1 FOR SVPI	ERROR
01534	SSL	
01535	FPIO,CSVE1 TRS VEDT8 VT3 SVPI INTO IO1	A1 TRS ERROR
01536	SSL	
01537	FPIO CHECK IO1 FOR SVPI	ERROR
01540	SSL END OF TRS VED AND VOTER TESTS	
01541	LDLC3 LOAD DL WITH B3,4,8,9,17 TO 23	
01542	FPIO,CSVE21 A13 VEDT3 VT8 SVP2 INTO IO1	A3 A13 ERROR
01543	SSL	
01544	FPIO CHECK IO1 FOR SVP2	ERROR
01545	SSL	

Figure 7-27. Self-Check Tape Instructions (Sheet 23)

Tape Word Count	Operation	Indication
01546	FPIO,CSVE3	A13 VEDT4 VT5 SVP2 INTO IO1 A3 A13 ERROR
01547	SSL	
01550	FPIO	CHECK IO1 FOR SVP2 ERROR
01551	SSL	
01552	FPIO,CSVE31	A13 VEDT5 VT7 SVP2 INTO IO1 A2 A13 ERROR
01553	SSL	
01554	FPIO	CHECK IO1 FOR SVP2 ERROR
01555	SSL	
01556	FPIO,CSVE2	A13 VEDT6 VT4 SVP2 INTO IO1 A2 A13 ERROR
01557	SSL	
01560	FPIO	CHECKS IO1 FOR SVP2 ERROR
01561	SSL	
01562	FPIO,CSVE32	A13 VEDT7 VT6 SVP2 INTO IO1 A1 A13 ERROR
01563	SSL	
01564	FPIO	CHECK IO1 FOR SVP2 ERROR
01565	SSL	
01566	FPIO,CSVE1	A13 VEDT8 VT3 SVP2 INTO IO1 A1 A13 ERROR
01567	SSL	
01570	FPIO	CHECK IO1 FOR SVP2 ERROR
01571	SSL	
01572	LDLC3	LOAD DL WITH ONES
01573	LDLC3,FPIO,CSVE21	PRO VEDT3 VT8 SVP3 INTO DL A3 PRO ERROR
01574	SSL	
01575	FPIO	LOAD IO1 WITH SVP3
01576	FPIO	CHECK IO1 FOR SVP3 ERROR
01577	SSL	
01600	LDLC3	LOAD DL WITH ONES
01601	LDLC3,FPIO,CSVE3	PRO VEDT4 VT5 SVP3 INTO DL A3 PRO ERROR
01602	SSL	
01603	FPIO	LOAD IO1 WITH SVP3
01604	FPIO	CHECK IO1 FOR SVP3 ERROR
01605	SSL	
01606	LDLC3	LOAD DL WITH ONES
01607	LDLC3,FPIO,CSVE31	PRO VEDT5 VT7 SVP3 INTO DL A2 PRO ERROR
01610	SSL	
01611	FPIO	LOAD IO1 WITH SVP3
01612	FPIO	CHECK IO1 FOR SVP3 ERROR
01613	SSL	
01614	LDLC3	LOAD DL WITH ONES

Figure 7-27. Self-Check Tape Instructions (Sheet 24)

Tape Word Count	Operation	Indication
01615	LDLC3, FPIO, CSVE2	PRO VEDT6 VT4 SVP3 INTO DL A2 PRO ERROR
01616	SSL	
01617	FPIO	LOAD IOI WITH SVP3
01620	FPIO	CHECK IOI FOR SVP3 ERROR
01621	SSL	
01622	LDLC3	LOAD DL WITH ONES
01623	LDLC3, FPIO, CSVE32	PRO VEDT7 VT6 SVP3 INTO DL A1 PRO ERROR
01624	SSL	
01625	FPIO	LOAD IOI WITH SVP3
01626	FPIO	CHECK IOI FOR SVP3 ERROR
01627	SSL	
01630	LDLC3	LOAD DL WITH ONES
01631	LDLC3, FPIO, CSVE1	PRO VEDT8 VT3 SVP3 INTO DL A1 PRO ERROR
01632	SSL	
01633	FPIO	LOAD IOI WITH SVP3
01634	FPIO	CHECK IOI FOR SVP3 ERROR
01635	SSL	
01636	LDLC3	LOAD DL WITH B3,4,8,9
01637	FPIO, LDLC3	LOAD IOI WITH B3,4,8,9 LOAD DL WITH ONES
01640	FPIO, CSVE21	MD7 VEDT3 A3 MD7 ERROR
01641	SSL	
01642	LDLC3	LOAD DL WITH B3,4,8,9
01643	FPIO, LDLC3	LOAD IOI WITH B3,4,8,9 LOAD DL WITH ONES
01644	FPIO, CSVE3	MD7 VEDT7 A3 MD7 ERROR
1645	SSL	
1646	LDLC3	LOAD DL WITH B3,4,8,9
1647	FPIO, LDLC3	LOAD IOI WITH B3,4,8,9 LOAD DL WITH ONES
1650	FPIO, CSVE31	MD7 VEDT5 A2 MD7 ERROR
1651	SSL	
1652	LDLC3	LOAD DL WITH B3,4,8,9
1653	FPIO, LDLC3	LOAD IOI WITH B3,4,8,9 LOAD DL WITH ONES
1654	FPIO, CSVE2	MD7 VEDT6 A2 MD7 ERROR
1655	SSL	
1656	LDLC3	LOAD DL WITH B3,4,8,9
1657	FPIO, LDLC3	LOAD IOI WITH B3,4,8,9 LOAD DL WITH ONES
1660	FPIO, CSVE32	MD7 VEDT7 A1 MD7 ERROR
1661	SSL	
1662	LDLC3	LOAD DL WITH B3,4,8,9

Figure 7-27. Self-Check Tape Instructions (Sheet 25)

Tape Word Count	Operation	Indication
1663	FPIO,LDLC3	LCAD IO1 WITH 83,4,8,9 LOAD DL WITH ONES
1664	FPIO,CSVEL	MD7 VEDT8 A1 MD7 ERROR
1665	SSL	
1666	LDLC3	LCAD DL WITH 83,4,8,9
1667	FPIO,LDLC3	LOAD IO1 WITH 83,4,8,9 LOAD DL WITH ONES
1670	CI0001,OC6	LOAD IO2 WITH 83,4,8,9
1671	P10	LOAD IO1 WITH ONES
1672	FPIO,CSVE21	MRI VEDT3 A3 MRI ERROR
1673	SSL	
1674	FPIO,CSVE3	MRI VEDT4 A3 MRI ERROR
1675	SSL	
1676	FPIO,CSVE31	MRI VEDT5 A2 MRI ERROR
1677	SSL	
1700	FPIO,CSVE2	MRI VEDT6 A2 MRI ERROR
1701	SSL	
1702	FPIO,CSVE32	MRI VEDT7 A1 MRI ERROR
1703	SSL	
1704	FPIO,CSVEL	MRI VEDT8 A1 MRI ERROR
1705	SSL	
1706	LDLC3	CLEAR DL
1707	FPIO,LDLC3	CLEAR IO1 LOAD DL WITH SIGN TO 824
1710	CI0001,OC6	CLEAR IO2
1711	FPIO1	P10 VEDT8 VT3 IO1 CONTAINS ZEROS A1 P10 ERROR
1712	SSL	
1713	FPIO	CHECK IO1 FOR ZEROS ERROR
1714	SSL	
1715	FPIO2	P10 VEDT7 VT4 IO1 CONTAINS ZEROS A2 P10 ERROR
1716	SSL	
1717	FPIO	CHECK IO1 FOR ZEROS ERROR
1720	SSL	
1721	FPIO3	P10 VEDT6 VT5 IO1 CONTAINS ZEROS A3 P10 ERROR
1722	SSL	
1723	FPIO	CHECK IO1 FOR ZEROS ERROR
1724	SSL	
1725	FPIO32	P10 VEDT7 VT6 IO1 CONTAINS B1 TO 824 A1 P10 ERROR
1726	SSL	
1727	FPIO	CHECK IO1 FOR B1 TO 824 ERROR
1730	SSL	
1731	CI0002	CLEAR IO1

Figure 7-27. Self-Check Tape Instructions (Sheet 26)

Tape Word Count	Operation	Indication
1732	FPI031	PIO VEDT5 VT7 IO1 CONTAINS B1 TO B24 A2 PIO ERROR
1733	SSL	
1734	FPIO	CHECK IC1 FOR B1 TO B24 ERROR
1735	SSL	
1736	CI0002	CLEAR IO1
1737	FPI021	PIO VEDT3 VT8 IO1 CONTAINS B1 TO B24 A3 PIO ERROR
1740	SSL	
1741	FPIO	CHECKS IO1 FOR B1 TO B24 ERROR
1742	SSL	
1743	CI0001,OC6	LCAD IO2 WITH B1 TO B24
1744	FPIO,CSVE21	HOPCI VEDT3 A3 HOPCI ERROR
1745	SSL	
1746	FPIO,CSVE3	HOPCI VEDT4 A3 HOPCI ERROR
1747	SSL	
1750	FPIO,CSVE31	HOPCI VEDT5 A2 HOPCI ERROR
1751	SSL	
1752	FPIO,CSVE2	HOPCI VEDT6 A2 HOPCI ERROR
1753	SSL	
1754	FPIO,CSVE32	HOPCI VEDT7 A1 HOPCI ERROR
1755	SSL	
1756	FPIO,CSVE1	HOPCI VEDT8 A1 HOPCI ERROR
1757	SSL	
1760	RIE	
1761	RT6	
1762	LDLC3	LOAD DL WITH ONES CAL,CA2,ETC.
1763	PIO	LOAD IO1 WITH ONES
1764	CI0001,OC6	LOAD IO2 WITH ONES
1765	ST6	
1766	FPIO,CSVE321	NO ERRORS
1767	FPIO,CSVE321	NO ERRORS
1770	LDLC3	CLEAR DL
1771	CI0002,OC6	CLEAR IO1 AND IO2
1772	SIE	TAADR6,5NOT,4,3NOT,2NOT,1NOT
1773	RIE	
1774	RIE	
1775	ST6	
1776	LDLC3	LOAD DL WITH ONES
1777	PIC	LOAD IC1 WITH ONES

Figure 7-27. Self-Check Tape Instructions (Sheet 27)



Tape Word Count	Operation	Indication
2000	C10001,006 LOAD I02 WITH ONES	
2001	FP10,LDLC3,CSVE321 NO ERROR LOAD DL WITH 81 TO 87 AND 817 TO 823	
2002	P10 LOAD I01 WITH 81 TO 87 AND 817 TO 823	
2003	RT6	
2004	P10 CHECK I01 FOR 81 TO 87 AND 817 TO 823	
2005	ST6	
2006	C10002,006 CLEAR I01 AND I02	
2007	LDLC3 LOAD DL WITH SIGN	
2010	ST0 I01 CONTAINS ZEROS	
2011	RT6	
2012	P10 CHECK I01 FOR ZEROS	
2013	ST6	
2014	TRA I01 CONTAINS ZEROS	
2015	RT6	
2016	P10 CHECK I01 FOR ZEROS	
2017	ST6	
2020	SHF I01 CONTAINS ZEROS	
2021	RT6	
2022	P10 CHECK I01 FOR ZEROS	
2023	ST6	
2024	SUB I01 CONTAINS ZEROS	
2025	RT6	
2026	P10 CHECK I01 FOR ZEROS	
2027	ST6	
2030		
2031	TAADR6,5NOT,4NOT,3NOT,2,1NOT 0A4	CHECK HELP NOT
2032	LDLC3 TAADR6,5NOT,4NOT,3,2,1	
2033	P10 LOAD DL WITH ONES	
2034	C10001,006 LOAD I01 WITH ONES	
2035	TAADR6,5NOT,4,3NOT,2,1 0A3	
2036	RT6 TAADR6,5,4NOT,3NOT,2,1 0A4	
2040	TAADR6NOT,5NOT,4NOT,3NOT,2,1	
2041	RT6	
2042	TAADR6NOT,5NOT,4NOT,3,2NOT,1	CHECK LEMMON 1
2043	TAADR6NOT,5NOT,4NOT,3,2,1NOT	
2044	TAADR6NOT,5NOT,4,3,2NOT,1NOT	
2045	TAATR6NOT,5,4NOT,3,2NOT,1NOT	
2046	ST6	

Figure 7-27. Self-Check Tape Instructions (Sheet 28)

Tape Word Count	Operation	Indication
2047	TAADR6,5NOT,4NOT,3,2NOT,1NOT	
2050	RT6	
2051	SIE	
2052	LDLC2	
2053	SSL	
2054	RIE	
2055	PIO	
2056	PIO	
2057	SIE	
2060	LDLC3	
2061	CAL3,LDLC2	A3 AOC ERROR
2062	SSL	
2063	RIE	
2064	PIO	
2065	PIO	
2066	ST6	
2067	RIE	
2070	RIE	
2071	ST6	
2072	LDLC3	
2073	SIE	
2074	RIE	
2075	RT6	
2076		
2077	LDLC3	
2100		
2101	LDLC3	
2102		
2103	LDLC3	
2104		
2105		
2106		
2107	ST6	
2110		
2111	RT6	
2112	LDLC3	
2113	PIO	
2114	LDLC3	

LOAD DL WITH SIGN      AL AOC ERROR  
 LOAD IOI WITH SIGN  
 CHECK IOI FOR SIGN  
 CHECK SC ADDRESS  
 CLEAR DL  
 LOAD DL WITH SIGN  
 LOAD IOI WITH SIGN  
 CHECK IOI FOR SIGN  
 TAADR6NOT,5NOT,4,3NOT,2NOT,1NOT  
 TAADR6NOT,5NOT,4NOT,3,2,1  
 CLEAR DL  
 TAADR6,5NOT,4,3NOT,2NOT,1NOT  
 TAADR6NOT,5NOT,4,3NOT,2NOT,1  
 CLEAR DL  
 TAADR6NOT,5NOT,4,3NOT,2,1NOT  
 CLEAR DL  
 TAADR6NOT,5NOT,4,3,2NOT,1NOT  
 CLEAR DL  
 TAADR6NOT,5NOT,4NOT,3NOT,2NOT,1NOT    OAI  
 TAADR6NOT,5,4,3NOT,2NOT,1NOT    OAI OA4  
 TAADR6NOT,5,4NOT,3NOT,2NOT,1NOT    OAI,2,3    CHECK SCOP CODES  
 TAADR6,5,4NOT,3NOT,2NOT,1NOT    OAI,2,3

Figure 7-27. Self-Check Tape Instructions (Sheet 29)

Tape Word Count	Operation	Indication
2115	IO1 CONTAINS ZEROS	
2116	CHECK IO1 FOR ZEROS	
2117	CLEAR DL	
2120	TAAADR6NOT,5NOT,4NOT,3,2,1	
2121	TAAADR6NOT,5NOT,4,3,2NOT,1NOT	
2122	CLEAR DL	
2123	TAAADR6NOT,5NOT,4NOT,3,2,1	
2124	ST6	
2125	TAAADR6,5,4NOT,3NOT,2NOT,1NOT	DA9 OAB
2126	RT6	
2127	SIE	
2130	CHECKING IE LATCH	
2131	SSMSC TRS ERROR	
2131	TAAADR5NOT,4NOT,3,2NOT,1	
2132	SSL	
2133	SSMSC TRS ERROR	
2134	TAAADR5NOT,4NOT,3NOT,2,1	
2135	SSL	
2136	SSMSC TRS ERROR	
2137	TAAADR5NOT,4,3,2,1	
2140	SSL	
2141	SSMSC TRS ERROR	
2142	TAAADR5,4NOT,3,2,1	
2143	SSL	
2144	RIE	
2145	RT6	
2146	TAAADR5NOT,4NOT,3,2NOT,1	CHECKING TAAADRC LATCH
2147	TAAADR5,4NOT,3NOT,2NOT,1NOT	OAI
2150	TAAADR5NOT,4NOT,3,2,1NOT	
2151	TAAADR5,4NOT,3NOT,2NOT,1NOT	OAI
2152	TAAADR5NOT,4NOT,3NOT,2NOT,1NOT	
2153	TAAADR5,4NOT,3NOT,2NOT,1NOT	OAI
2154	TAAADR5NOT,4,3,2NOT,1NOT	
2155	TAAADR5,4NOT,3NOT,2NOT,1NOT	OAI
2156	TAAADR5,4NOT,3,2NOT,1NOT	
2157	TAAADR5,4NOT,3NOT,2NOT,1NOT	OAI
2160	ST6	
2161	PIO ADR	
2161	CLEAR PIO ADR	
2162	TAAADR6,5NOT,4NOT,3NOT,2,1NOT	
2163	TAAADR6,5NOT,4NOT,3NOT,2,1NOT	OAI

Figure 7-27. Self-Check Tape Instructions (Sheet 30)

Tape Word Count	Operation	Indication
2164	TAADR6,5NOT,4NOT,3,2,1	
2165	TAADR6,5NOT,4NOT,3NOT,2,1NOT OAI	
2166	LDLC3 LOAD OI WITH ONES	
2167	PIO LOAD IO1 WITH ONES	
2170	C10001,006 LOAD IO2 WITH ONES	
2171	TAADR6,5NOT,4,3NOT,2,1	
2172	TAADR6,5NOT,4NOT,3NOT,2,1NOT OAI	
2173	TAADR6,5,4NOT,3NOT,2,1	
2174	TAADR6,5NOT,4NOT,3NOT,2,1NOT OAI	
2175	LDLC3 CLEAR OI	
2176	PIO CLEAR IO1	
2177	C10006 CLEAR IO2	
2200	RT6 END OF SC CIRCUITS TEST	
2201	SIE	
2202	ST6	
2203	COP21,ADD OP4 VEDT3 A3 AOC ERROR	
2204	SSL	
2205	COP3,ADD OP4 VEDT4 A3 AOC ERROR	
2206	SSL	
2207	COP31,ADD OP4 VEDT5 A2 ADC ERROR	
2210	SSL	
2211	COP2,ADD OP4 VEDT6 A2 AOC ERROR	
2212	SSL	
2213	COP32,ADD OP4 VEDT7 A1 ADC ERROR	
2214	SSL	
2215	COP1,ADD OP4 VEDT8 A1 AOC ERROR	
2216	SSL	
2217	COP21,STC OP3 VEDT3 A3 AOC ERROR	
2220	SSL	
2221	COP3,STC OP3 VEDT4 A3 AOC ERROR	
2222	SSL	
2223	COP31,STC OP3 VEDT5 A2 AOC ERROR	
2224	SSL	
2225	COP2,STC OP3 VEDT6 A2 AOC ERROR	
2226	SSL	
2227	COP32,STC OP3 VEDT7 A1 AOC ERROR	
2230	SSL	
2231	COP1,STC OP3 VEDT8 A1 AOC ERROR	

Figure 7-27. Self-Check Tape Instructions (Sheet 31)

Tape Word Count	Operation	Indication
2232	SSL	
2233	COP21,RSU	OP2 VEDT3 A3 AOC ERROR
2234	SSL	
2235	COP3,RSU	OP2 VEDT4 A3 AOC ERROR
2236	SSL	
2237	COP31,RSU	OP2 VEDT5 A2 AOC ERROR
2240	SSL	
2241	COP2,RSU	OP2 VEDT6 A2 AOC ERROR
2242	SSL	
2243	COP32,RSU	OP2 VEDT7 A1 AOC ERROR
2244	SSL	
2245	COP1,RSU	OP2 VEDT8 A1 AOC ERROR
2246	SSL	
2247	COP21,SHF	OPI VEDT3 A3 AOC ERROR
2250	SSL	
2251	COP3,SHF	OPI VEDT4 A3 AOC ERROR
2252	SSL	
2253	COP31,SHF	OPI VEDT5 A2 AOC ERROR
2254	SSL	
2255	COP2,SHF	OPI VEDT6 A2 AOC ERROR
2256	SSL	
2257	COP32,SHH	OPI VEDT7 A1 AOC ERROR
2260	SSL	
2261	COP1,SHF	OPI VEDT8 A1 AOC ERROR
2262	SSL	END OF OPI VED TESTS
2263	RT6	
2264	PEA	EAM ERROR
2265	SSL	
2266	PEA	EAM ERROR
2267	SSS	
2270	PEA	EAM ERROR
2271	SSL	
2272	PEA	EAM ERROR
2273	SSL	
2274	PEA	EAM ERROR
2275	SSL	
2276	PEA	EAM ERROR
2277	SSL	
2300	PEB	EBM ERROR

Figure 7-27. Self-Check Tape Instructions (Sheet 32)

Tape Word Count	Operation	Indication
2301	SSL	
2302	PEB	EBM ERROR
2303	SSL	
2304	PEB	EBM ERROR
2305	SSL	
2306	PEB	EBM ERROR
2307	SSL	
2310	PEB	EBM ERROR
2311	SSL	
2312	PEB	EBM ERROR
2313	SSL	
2314	PEL1,PEL2	TLC VEDT3 A3 TLC TLC ERRORS
2315	SSL	
2316	PEL3	TLC VEDT4 A3 TLC TLC ERRORS
2317	SSL	
2320	PEL3,PEL1	TLC VEDT5 A2 TLC TLC ERRORS
2321	SSL	
2322	PEL2	TLC VEDT6 A2 TLC TLC ERRORS
2323	SSL	
2324	PEL2,PEL3	TLC VEDT7 A1 TLC TLC ERRORS
2325	SSL	
2326	PEL1	TLC VEDT8 A1 TLC TLC ERRORS
2327	SSL	END OF TLC VED TESTS
2330	CAL21	A2 VEDT3 A3 AOC ERROR TROA2=0
2331	SSL	
2332	CAL3	A2 VEDT4 A3 AOC ERROR TROA2=0
2333	SSL	
2334	CAL31	A2 VEDT5 A2 AOC ERROR TROA2=0
2335	SSL	
2336	CAL2	A2 VEDT6 A2 AOC ERROR TROA2=0
2337	SSL	
2340	CAL32	A2 VEDT7 A1 AOC ERROR TROA2=0
2341	SSL	
2342	CAL1	A2 VEDT8 A1 AOC ERROR TROA2=0
2343	SSL	END OF A2 VED TESTS
2344	CAL21	A1 VEDT3 A3 AOC ERROR TROA1=0
2345	SSL	
2346	CALC	A1 VEDT4 A3 AOC ERKOR TROA1=0

Figure 7-27. Self-Check Tape Instructions (Sheet 33)

Tape Word Count	Operation	Indication
2347	SSL	
2350	CAL31	A1 VEDT5 A2 ADC ERROR TROA1=0
2351	SSL	
2352	CAL2	A1 VEDT6 A2 ADC ERROR TROA1=0
2353	SSL	
2354	CAL32	A1 VEDT7 A1 ADC ERROR TROA1=0
2355	SSL	
2356	CAL1	A1 VEDT8 A1 ADC ERROR TROA1=0
2357	SSL	END CF A1 VED TESTS
2360	CAL21	A3 VEDT3 A3 ADC ERROR TROA3=0
2361	SSL	
2362	CAL3	A3 VEDT4 A3 ADC ERROR TROA3=0
2363	SSL	
2364	CAL31	A3 VEDT5 A2 ADC ERROR TROA3=0
2365	SSL	
2366	CAL2	A3 VEDT6 A2 ADC ERROR TROA3=0
2367	SSL	
2370	CAL32	A3 VEDT7 A1 ADC ERROR TROA3=0
2371	SSL	
2372	CAL1	A3 VEDT8 A1 ADC ERROR TROA3=0
2373	SSL	END OF A3 VED TESTS
2374	CAL21	A4 VEDT3 A3 ADC ERROR TROA4=0
2375	SSL	
2376	CAL3	A4 VEDT4 A3 ADC ERROR TROA4=0
2377	SSL	
2400	CAL31	A4 VEDT5 A2 ADC ERROR TROA4=0
2401	SSL	
2402	CAL2	A4 VEDT6 A2 ADC ERROR TROA4=0
2403	SSL	
2404	CAL32	A4 VEDT7 A1 ADC ERROR TROA4=0
2405	SSL	
2406	CAL1	A4 VEDT8 A1 ADC ERROR TROA4=0
2407	SSL	END OF A4 VED TESTS
2410	CAL21	A5 VEDT3 A3 ADC ERROR TROA5=0
2411	SSL	
2412	CAL3	A5 VEDT4 A3 ADC ERROR TROA5=0
2413	SSL	
2414	CAL31	A5 VEDT5 A2 ADC ERROR TROA5=0
2415	SSL	

Figure 7-27. Self-Check Tape Instructions (Sheet 34)

Tape Word Count	Operation	Indication
2416	CAL2	A5 VEDT6
2417	SSL	A2 ADC ERROR
2420	CAL32	TROA5=0
2421	SSL	A1 ADC ERROR
2422	CAL1	TROA5=0
2423	SSL	A1 ADC ERROR
2424	CAL21	END OF A5 VED TESTS
2425	SSL	A6 VEDT3
2426	CAL3	A3 ADC ERROR
2427	SSL	TROA6=0
2430	CAL31	A6 VEDT5
2431	SSL	A2 ADC ERROR
2432	CAL2	TROA6=0
2433	SSL	A2 ADC ERROR
2434	CAL32	TROA6=0
2435	SSL	A1 ADC ERROR
2436	CAL1	TROA6=0
2437	SSL	A1 ADC ERROR
2440	CAL21	END OF A6 VED TESTS
2441	SSL	A7 VEDT3
2442	CAL3	A3 ADC ERROR
2443	SSL	TROA7=0
2444	CAL31	A7 VEDT5
2445	SSL	A2 ADC ERROR
2446	CAL2	TROA7=0
2447	SSL	A2 ADC ERROR
2450	CAL32	TROA7=0
2451	SSL	A1 ADC ERROR
2452	CAL1	TROA7=C
2453	SSL	A7 VEDT8
2454	CAL21	END OF A7 VED TESTS
2455	SSL	A8 VEDT3
2456	CAL3	A3 ADC ERROR
2457	SSL	TROA8=0
2460	CAL31	A3 ADC ERROR
2461	SSL	TROA8=0
2462	CAL2	A8 VEDT5
2463	SSL	A2 ADC ERROR
		TROA8=0

Figure 7-27. Self-Check Tape Instructions (Sheet 35)



Tape Word Count	Operation	Indication
2464	CAL32	A8 VEDT7 TROA8=0
2465	SSL	A1 AOC ERROR TROA8=0
2466	CAL1	A8 VEDT8 TROA8=0
2467	SSL	A1 AOC ERROR TROA8=0
2470	CAL21	A3 AOC ERROR TROA9=0
2471	SSL	A9 VEDT3 TROA9=0
2472	CAL3	A3 AOC ERROR TROA9=0
2473	SSL	A9 VEDT4 TROA9=0
2474	CAL31	A2 AOC ERROR TROA9=0
2475	SSL	A9 VEDT5 TROA9=0
2476	CAL2	A2 AOC ERROR TROA9=0
2477	SSL	A9 VEDT6 TROA9=0
2500	CAL32	A1 AOC ERROR TROA9=0
2501	SSL	A9 VEDT7 TROA9=0
2502	CAL1	A1 AOC ERROR TROA9=0
2503	SSL	A9 VEDT8 TROA9=0
2504	RIE	END OF A9 VED TESTS
2505	C10002,0C6	CLEAR I01 AND I02
2506	LDLC3	CLEAR DL
2507	ST6	
2510	FPIO	I01 CONTAINS ZEROS
2511	RIE	
2512	FPIO	CHECK I01 FOR ZEROS
2513	RIE	
2514	LDLC3	LOAD DL WITH B1
2515	RT6	
2516		LOAD I01 WITH B1
2517	C10001,0C6	LOAD I02 WITH B1
2520	LDLC3	CLEAR DL
2521	P10	CP3 OA9 OA8 OA3 I01 CONTAINS SIGN,B2
2522	P10	CHECK I01 FOR SIGN,B2
2523	LDLC3	CLEAR DL
2524	ST6	
2525	FPIO	I01 CONTAINS ZEROS OA3
2526	RIE	
2527	RT6	
2530	P10	CHECK I01 FOR ZEROS
2531	P10	I01 CONTAINS ZEROS
2532	P10	CHECK I01 FOR ZEROS

Figure 7-27. Self-Check Tape Instructions (Sheet 36)

Tape Word Count	Operation	Indication
2533	LDLC3	LOAD DL WITH SIGN,B1,25
2534	PIO	LCAD IO1 WITH SIGN,B1,25
2535	C10001,006	LOAD IO2 WITH SIGN,B1,25
2536	LDLC3	CLEAR DL
2537	ST6	
2540	FPIO	CA9 OP3 IO1 CONTAINS SIGN,B1
2541	RIE	
2542	FPIO	CHECK IO1 FOR SIGN,B1
2543	RIE	
2544		IO1 CONTAINS ZEROS
2545	FPIO	CHECK IO1 FOR ZEROS
2546	RIE	
2547	FPIO	CP3 OA8 OA3 IO1 CONTAINS SIGN,B1
2550	RIE	
2551	FPIO	CHECK IO1 FOR SIGN,B1
2552	RIE	
2553	PIO	CP3 OA9 IO1 CONTAINS ZEROS
2554	FPIO	CHECK IO1 FOR ZEROS
2555	C10022	SELECT TMR
2556		THE NEXT FOUR TESTS ARE BLANK TO ALLOW TIME FOR RELAYS TO SETTLE
2557		
2560		
2561		
2562	RIE	
2563		CP3 OA4 OA3 IO1 CONTAINS ZEROS
2564	RT6	
2565	PIO	CHECK IO1 FOR ZEROS
2566		CP3 OA9 OA1 IO1 CONTAINS SIGN,B2
2567	PIO	CHECK IO1 FOR SIGN,B2
2570	ST6	
2571		CP3 OA4 OA3 IO1 CONTAINS B19
2572	RIE	
2573	RT6	
2574	PIO	CHECKS IO1 FOR B19
2575	ST6	
2576		CP3 OA3 IO1 CONTAINS ZEROS
2577	RIE	
2600	RT6	

Figure 7-27. Self-Check Tape Instructions (Sheet 37)

Tape Word Count	Operation	Indication
2601	PIO	CHECK IO1 FOR ZEROS
2602	ST6	
2603		OP3 OA4 IO1 CONTAINS ZEROS
2604	RIE	
2605	RT6	
2606	PIO	CHECK IO1 FOR ZEROS
2607	SIE	
2610	CI0056	SWITCH TO SIMPLEX
2611		THE NEXT FOUR TESTS ARE BLANK TO ALLOW TIME FOR RELAYS TO SETTLE
2612		
2613		
2614		
2615	RIE	
2616	ST6	
2617	FPIO	CP3 OA8 IO1 CONTAINS ZEROS
2620	RIE	
2621	RT6	
2622	PIO	CHECK IO1 FOR ZEROS
2623	ST6	
2624	SIE	OP3 CA4 OA3 IO1 CONTAINS ZEROS
2625	RIE	
2626	RT6	
2627	PIO	CHECK IO1 FOR ZEROS
2630	SIE	
2631	CI0022	SELECT TMR
2632		THE NEXT FOUR TESTS ARE BLANK TO ALLOW TIME FOR RELAYS TO SETTLE
2633		
2634		
2635		
2636	RIE	
2637	CI0002,0C6	CLEAR IO1 AND IO2
2640	CI0002,041	IO1 CONTAINS B19
2641	PIO	CHECK IO1 FOR B19
2642	CI0002	CLEAR IO1
2643	PIO	CHECK IO1 FOR ZEROS
2644	SIE	
2645	LDLC3	LOAD DL WITH SIGN
2646	ST6	
2647	COPI	A1 AOC ERROR IO1 CONTAINS ZEROS DD CONTAINS SIGN

Figure 7-27. Self-Check Tape Instructions (Sheet 38)

Tape Word Count	Operation	Indication
2650	SSL	
2651	R1E	
2652	RT6	
2653	PIO	CHECK IO1 FOR ZEROS
2654	ST6	
2655		TAADR6,5,4NOT,3,2NOT,1NOT
2656	LDLC3	LOAD DL WITH ONES
2657	PIO	LOAD IO1 WITH ONES
2660	C10001,006	LOAD IO2 WITH ONES
2661	FPIO	TAADR6,5NOT,4,3,2NOT,1NOT
2662	LDLC3	CLEAR DL
2663	RT6	
2664	C10002,0C6	CLEAR IO1 AND IO2
2665	S1E	
2666	C8S123	8SE
2667	SSL	
2670	C8S1	A1 G5 NOT ERROR
2671	SSL	
2672	C8S2	A2 G5NOT ERROR
2673	SSL	
2674	C8S3	A3 G5NOT ERROR
2675	SSL	
2676	CPS1	A1 PBNOT ERROR
2677	SSL	
2700	CPS2	A2 PBNOT ERROR
2701	SSL	
2702	CPS3	A3 PBNOT ERROR
2703	SSL	
2704	C8S1,LDLC3	A1 G5NOT ERROR LOAD DL WITH SIGN
2705	SSL	
2706	R1E	
2707	PIO	LOAD IO1 WITH SIGN
2710	PIO	CHECK IO1 FOR SIGN
2711	PIO	CLEAR PIO ADR
2712		TAADR6NOT,5NOT,4NOT,3,2NOT,1NOT DS1 DS2 DS3 DS4
2713		TAADR6NOT,5NOT,4NOT,3,2,1 DS1
2714		TAADR6NOT,5NOT,4,3,2NOT,1 DS1 OA9 TO OAI
2715		TAADR6NOT,5,4NOT,3,2NOT,1 DS1 END OF PBNOT AND G5NOT TESTS

Figure 7-27. Self-Check Tape Instructions (Sheet 39)

Tape Word Count	Operation	Indication
2716	LDLC3	CLEAR DL
2717	OP3 OAB	OAB S DL CONTAINS ZEROS
2720	PIO	LOAD IOI WITH ZEROS
2721	PIO	CHECK IOI FOR ZEROS
2722	LDLC3	LOAD DL WITH B25
2723	OA6 OA5	DL CONTAINS B25
2724	PIO	LOAD IOI WITH B25
2725	PIO	CHECK IOI FOR B25
2726	SHFC1, SHFC2	DL CONTAINS B23
2727	PIO	LOAD IOI WITH B23
2730	PIO	CHECK IOI FOR B23
2731	OA9 S	DL CONTAINS B23
2732	PIO	LOAD IOI WITH B23
2733	PIO	CHECK IOI FOR B23
2734	PIO	PIO OA9 OAB OA4 IOI CONTAINS SIGN
2735	PIO	CHECK IOI FOR SIGN
2736	LDLC3	LOAD DL WITH B13
2737	OP4 OP3 OP2 OA4	OP4 OP3 OP2 OA4
2740	LDLC3	CLEAR DL
2742	PIO	CLEAR IOI END OF LOADING DL TESTS
2743	SIE	
2744		SEI SEQUENCE BIT PROGRAMMED IN TRCB5 TWC ADVANCES TWO COUNTS
2745		
2746	SSL	TPE PARITY OF CB3 IS EVEN
2747		
2750	SSL	TPE PARITY OF CB4 IS EVEN DL CONTAINS ZEROS
2751	LDLC3	
2752	SSL	IOI CONTAINS ZEROS
2753	PIO	
2754	RIE	CHECK IOI FOR ONES
2755	PIO	LOAD DL WITH IM1
2756	LDLC3	SPE TAPE READER STOPS
2757		THE FOLLOWING COMMAND AND COMPUTER LAMPS ARE LIT ON THE MEMORY LOAD AND DATA DISPLAY PANEL
		COMMAND
		COMPUTER
		DS1
		OPI
		ISX
		SYLO

Figure 7-27. Self-Check Tape Instructions (Sheet 40)

Tape Word Count	Operation	Indication
	OP2 OP3 OP4 ISX SYLO DSX SIGN BI SYLI	DSX
	ALL OTHER COMMAND AND COMPUTER LAMPS ARE OUT LAMPS OTHER THAN COMMAND AND COMPUTER LAMPS MAY OR MAY NOT BE LIT THE SERIAL PARITY ERROR LAMP ON THE INTERFACE EXERCISER PANEL IS LIT. ALL OTHER ERROR LAMPS ARE OUT. OTHER LAMPS ON THE INTERFACE EXERCISER PANEL MAY OR MAYNOT BE LIT THE FOLLOWING LAMPS ARE LIT ON THE TAPE READER PANEL TAPE ADDRESS TWC 0,1,2,3,5,6,7,8,10 AUTO ML PWR ON FORWARD STOP ADV CTR OR SEL ADR	
2760	ALL OTHER LAMPS ON THE TAPE READER PANEL ARE OUT OPERATE TAPE START P/B OPERATE ERROR RESET P/B OPERATE TAPE START P/B SSMSC TRS ERRORS ONLY DISREGARD ALL OTHER LAMPS OPERATE ERROR RESET P/B OPERATE TAPE START P/B SSMBR TRS ERRORS ONLY DISREGARD ALL OTHER LAMPS OPERATE ERROR RESET P/B OPERATE TAPE START P/B SSMDR TRS ERRORS ONLY DISREGARD ALL OTHER LAMPS OPERATE ERROR RESET P/B	TAPE READER SHALL NOT ADVANCE TAPE ERROR LAMP GOES OUT TAPE READE START LAMP LIGHTS TAPE ADVANCES TO 02760 COMPUTER IMI LAMP IS LIT ERROR LAMPS GO OUT TAPE ADVANCES TO 02761 COMPUTER IMI LAMP IS LIT ERROR LAMPS GO OUT TAPE ADVANCES TO 02762 COMPUTER IMI LAMP IS LIT ERROR LAMPS GO OUT
2761		
2762		

Figure 7-27. Self-Check Tape Instructions (Sheet 41)

Tape Word Count	Operation	Indication
2763	OPERATE TAPE START P/B	TAPE ADVANCES TO 02763
	101 ERROR ONLY TAPE READER STOPS	
	DISREGARD ALL OTHER LIGHTS	
	OPERATE ERROR RESET P/B	ERROR LAMP GOES OUT
2764	OPERATE TAPE START P/B	TAPE ADVANCES TO 02764
	102 ERROR ONLY TAPE READER STOPS	
	DISREGARD ALL OTHER LAMPS	
	OPERATE ERROR RESET P/B	ERROR LAMP GOES OUT
	OPERATE TAPE START P/B	TAPE ADVANCES TO 02766
2765	CLEAR DL	
2766	TRS SER ERRORS ONLY TAPE READER STOPS	
	DISREGARD ALL OTHER LAMPS	
	OPERATE ERROR RESET P/B	ERROR LAMPS GO OUT
	OPERATE TAPE START P/B	TAPE ADVANCES TO 02767
2767	A13 SER ERRORS ONLY TAPE READER STOPS	
	DISREGARD ALL OTHER LAMPS	
	OPERATE ERROR RESET P/B	ERROR LAMPS GO OUT
	OPERATE TAPE START P/B	TAPE ADVANCES TO 02771
2770	LOADS DL WITH IM1,DM1	
2771	TRS PAR SSMR HOPCI ERRORS ONLY TAPE READER STOPS	
	COMPUTER DMI LAMP IS ON	
	DISREGARD ALL OTHER LAMPS	
	OPERATE ERROR RESET P/B	ERROR LAMPS GO OUT
	OPERATE TAPE START P/B	TAPE ADVANCES TO 02772
2772	TRS PAR SSMR HOPCI ERRORS ONLY TAPE READER STOPS	
	ONLY SYLO AND SX LAMPS ARE LIT IN COMPUTER SSM DISPLAY	
	DISREGARD ALL OTHER LAMPS	
	OPERATE ERROR RESET P/B	ERROR LAMPS GO OUT
	OPERATE TAPE START P/B	TAPE ADVANCES TO 02773
2773	SSMSC SSMR HOPCI TRS SER ERROR ONLY TAPE READER STOPS	
	ONLY SYLO AND SX LAMPS ARE LIT IN COMPUTER SSM DISPLAY	
	DISREGARD ALL OTHER LAMPS	
	OPERATE ERROR RESET P/B	ERROR LAMPS GO OUT
	OPERATE TAPE START P/B	TAPE ADVANCES TO 02774
2774	SSMSC HOPCI ERRORS ONLY TAPE READER STOPS	
	ONLY SYLO AND SX LAMPS ARE LIT IN COMPUTER SSM DISPLAY	
	DISREGARD ALL OTHER LAMPS	
	OPERATE ERROR RESET P/B	ERROR LAMPS GO OUT
	OPERATE TAPE START P/B	TAPE ADVANCES TO 02775

Figure 7-27. Self-Check Tape Instructions (Sheet 42)

Tape Word Count	Operation	Indication
2775	SSMDR HOPC1 ERRORS ONLY ONLY SYLO AND SX LAMPS ARE LIT IN COMPUTER SSM DISPLAY DISREGARD ALL OTHER LAMPS OPERATE ERROR RESET P/B OPERATE TAPE START P/B SSMSC HOPC1 ERRORS ONLY ONLY SYLO AND SX LAMPS ARE LIT IN COMPUTER SSM DISPLAY DISREGARD ALL OTHER LAMPS OPERATE ERROR RESET P/B OPERATE TAPE START P/B IADR ERROR ONLY ONLY SYLO AND SX LAMPS ARE LIT IN COMPUTER SSM DISPLAY DISREGARD ALL OTHER LAMPS OPERATE ERROR RESET P/B OPERATE TAPE START P/B	TAPE READER STOPS ERROR LAMPS GO OUT TAPE ADVANCES TO 02776 TAPE READER STOPS SSM DISPLAY ERROR LAMPS GO OUT TAPE ADVANCES TO 02777 TAPE READER STOPS SSM DISPLAY ERROR LAMP GOES OUT THIS WILL ALLOW THE TAPE READER TO BE OPERATED IN A SINGLE STEP MODE. IT WILL BE NECESSARY TO OPERATE THE TAPE START SWITCH FOR EACH OF THE FOLLOWING STEPS. IN THE FOLLOWING STEPS THE INDICATE LAMPS ON THE SIMPLEX AND MODULE SELECTION SECTION WILL BE LIT.
2776	END OF CHANNEL SWITCHING CHECKS OPERATE ERROR RESET P/B OPERATE TAPE START P/B TAPE WILL NOW OPERATE AUTOMATICALLY OPERATE TAPE START P/B CLEAR DL CLEAR IO1 CLEAR IO2 SE2 ERROR	ERROR LAMP GOES OUT TAPE ADVANCES TO 03016A TAPE READER STOPS
2777	3000 C10022 ALL 3001 C10066 CH1 CH2=1 CH3=0 3002 C10066 CH2 CH1=0 CH3=1 3003 C10072 CH2 CH1=1 CH3=0 3004 C10076 CH3 CH1=1 CH2=0 3005 C10102 CH3 CH1=0 CH3=1 3006 C10056 CH1 CH2=0 CH3=1 3007 C10062 CH1 CH2=1 CH3=0 3010 C10022 ALL 3011 CBS1,CBS2 BSE A3G5NOT ERRORS 3012 CBS1,CBS3 BSE A2G5NOT ERRORS 3013 CBS2,CBS3 BSE A1G5NOT ERRORS	TAPE READER STOPS TAPE ADVANCES TO 02777 TAPE READER STOPS SSM DISPLAY ERROR LAMPS GO OUT TAPE ADVANCES TO 02777 TAPE READER STOPS SSM DISPLAY ERROR LAMP GOES OUT THIS WILL ALLOW THE TAPE READER TO BE OPERATED IN A SINGLE STEP MODE. IT WILL BE NECESSARY TO OPERATE THE TAPE START SWITCH FOR EACH OF THE FOLLOWING STEPS. IN THE FOLLOWING STEPS THE INDICATE LAMPS ON THE SIMPLEX AND MODULE SELECTION SECTION WILL BE LIT.
3014	LOLC3	
3015	PIO	
3016	C10006	
0316A		

Figure 7-27. Self-Check Tape Instructions (Sheet 48)



Tape Word Count	Operation	Indication
3030 SIE	OPERATE AUTO/MANUAL P/B	MANUAL PORTION OF SWITCH LIGHTS
03031 ST6	OPERATE MANUAL ADVANCE TAPE P/B	TWC INDICATES 03017
03032	OPERATE MANUAL ADVANCE TAPE P/B	TWC INDICATES 03020
	OPERATE MANUAL ADVANCE TAPE P/B	TWC INDICATES 03021
	OPERATE FORWARD/REVERSE P/B	REVERSE PORTION OF SWITCH LIGHTS
	OPERATE MANUAL ADVANCE TAPE P/B	TWC INDICATES 03023
	OPERATE MANUAL ADVANCE TAPE P/B	TWC INDICATES 03024
	OPERATE FORWARD/REVERS P/B	FORWARD PORTION OF SWITCH LIGHTS
	OPERATE MANUAL ADVANCE TAPE P/B	TWC INDICATES 03026
	OPERATE MANUAL ADVANCE TAPE P/B	TWC INDICATES 03027
	OPERATE ERROR RESET P/B	ERROR LAMP GOES OUT
	OPERATE AUTO/MANUAL P/B	AUTO PORTION OF SWITCH LIGHTS
	OPERATE TAPE START P/B	TAPE ADVANCES TO 03032
03033	A1 AND A2 VOTER ERRORS	TAPE READER STOPS
03034	OPERATE ERROR RESET P/B	ERROR LAMPS GO OUT
	OPERATE TAPE START P/B	TAPE ADVANCES TO 03034
03035	A2 AND A3 VOTER ERRORS	TAPE READER STOPS
03036	OPERATE ERROR RESET P/B	ERROR LAMPS GO OUT
	OPERATE TAPE START P/B	TAPE ADVANCES TO 03036
03037 RIE	A1 AND A3 VOTER ERRORS	TAPE READER STOPS
3040 SIE	OPERATE ERROR RESET P/B	ERROR LAMPS GO OUT
	OPERATE TAPE START P/B	TAPE ADVANCES TO 03040
3041 SSL	AOC ERROR	TAPE READER STOPS INV ERR LAMP IS LIT
	OPERATE ERROR RESET P/B	ERROR LAMP GOES OUT
	OPERATE TAPE START P/B	TAPE ADVANCES TO 03041
	NO ERROR	TAPE READER STOPS
	OPERATE AUTO/MANUAL P/B	MANUAL PORTION OF SWITCH LIGHTS
	OPERATE ADV CTR/SEL ADR P/B	SEL ADR PORTION LIGHTS
	OPERATE ADR2 P/B	ADR2 AND ADR6 GO OUT
	OPERATE AUTO/MANUAL P/B	AUTO PORTION OF SWITCH LIGHTS
	OPERATE ERROR OVERRIDE P/B	SWITCH LAMP LIGHTS
	OPERATE TAPE START P/B	TAPE ADVANCES TO 03564
3042		
3043		

Figure 7-27. Self-Check Tape Instructions (Sheet 44)

Tape Word Count	Operation	Indication
3044		
3045		
3046	RIE	END OF CHECK OF SCIEC DIIDES
3047	LDLC3	CLEAR DL
3050	RT6	
3051	CAL1	A1 AOC ERROR 0A9 TO 0A1 VT3
3052	CAL3	A3 AOC ERROR
3053	SIE	
3054	CAL1	AOC ERROR
3055	SSL	
3056	LDLC3	CLEAR DL
3057	RIE	
3060	CAL2	A2 AOC ERROR 0A9 TO 0A1 VT4
3061	CAL1	A1 AOC ERROR
3062	SIE	
3063	CAL2	AOC ERROR
3064	SSL	
3065	LDLC3	CLEAR DL
3066	RIE	
3067	CAL3	A3 AOC ERROR 0A9 TO 0A1 VT5
3070	SIE	
3071	CAL3	AOC ERROR
3072	SSL	
3073	LDLC3	CLEAR DL
3074	CAL32	A1 AOC AND AOC ERRORS A1 VT6
3075	SSL	
3076	CAL31	A2 AOC AND AOC ERRORS A1 VT7
3077	SSL	
3100	CAL21	A3 AOC AND AOC ERRORS A1 VT8
3101	SSL	END OF A1 VOTER CHECKS
3102	CAL32	A1 AOC AND AOC ERRORS A2 VT6
3103	SSL	
3104	CAL31	A2 AOC AND AOC ERRORS A2 VT7
3105	SSL	
3106	CAL21	A3 AOC AND AOC ERRORS A2 VT8
3107	SSL	END OF A2 VOTER CHECKS
3110	CAL32	A1 AOC AND AOC ERRORS A3 VT6
3111	SSL	

Figure 7-27. Self-Check Tape Instructions (Sheet 45)

Tape Word Count	Operation	Indication
3112	CAL31	A2 AOC AND AOC ERRORS
3113	SSL	A3 VT7
3114	CAL21	A3 AOC AND AOC ERRORS
3115	SSL	A3 VT8
3116	CAL32	END OF A3 VOTER CHECKS
3117	SSL	A1 AOC AND AOC ERRORS
3120	CAL31	A4 VT6
3121	SSL	A2 AOC AND AOC ERRORS
3122	CAL21	A4 VT7
3123	SSL	A3 AOC AND AOC ERRORS
3124	CAL32	END OF A4 VOTER CHECKS
3125	SSL	A1 AOC AND AOC ERRORS
3126	CAL31	A5 VT6
3127	SSL	A2 AOC AND AOC ERRORS
3130	CAL21	A5 VT7
3131	SSL	A3 AOC AND AOC ERRORS
3132	CAL32	END OF A5 VOTER CHECKS
3133	SSL	A1 AOC AND AOC ERRORS
3134	CAL31	A6 VT6
3135	SSL	A2 AOC AND AOC ERRORS
3136	CAL21	A6 VT7
3137	SSL	A3 AOC AND AOC ERRORS
3140	CAL32	END OF A6 VOTER CHECKS
3141	SSL	A1 AOC AND AOC ERRORS
3142	CAL31	A7 VT6
3143	SSL	A2 AOC AND AOC ERRORS
3144	CAL21	A7 VT7
3145	SSL	A3 AOC AND AOC ERRORS
3146	CAL32	END OF A7 VOTER CHECKS
3147	SSL	A1 AOC AND AOC ERRORS
3150	CAL31	A8 VT6
3151	SSL	A2 AOC AND AOC ERRORS
3152	CAL21	A8 VT7
3153	SSL	A3 AOC AND AOC ERRORS
3154	CAL32	END OF A8 VOTER CHECKS
3155	SSL	A1 AOC AND AOC ERRORS
3156	CAL31	A9 VT6
3157	SSL	A2 AOC AND AOC ERRORS
3160	CAL21	A9 VT7
		A3 AOC AND AOC ERRORS
		A9 VT8

Figure 7-27. Self-Check Tape Instructions (Sheet 46)

Tape Word Count	Operation	Indication
3161	SSL	END OF A9 VOTER CHECKS
3162	R1E	
3163	ST6	
3164	COP1	CP1 TO OP3 VT3
3165	COP2	CP1 TO OP3 VT4
3166	COP3	CP1 TO OP3 VT5
3167	COP1	CP4 VT3
3170	COP2	CP4 VT4
3171	COP3	CP4 VT5
3172	LDLC3	CLEAR DL
3173	COP32	CP4 TO OPI VT6
3174	COP31	CP4 TO OPI VT7
3175	COP21	CP4 TO OPI VT8
3176	LDLC3	END OF OP CODE VOTER TESTS LCAD DL WITH DS1,DS2,DS3,IS1,IS2,IS3
3177	FPIO,CSVE1	A1 HOPC1 AND OTHER A1 VOTER ERRORS HOPC1 VT3
3200	SIE	
3201	SSMBR	TRS ERRORS
3202	SSL	
3203	R1E	
3204	FPIO,CSVE2	A2 HOPC1 AND OTHER A1 VOTER ERRORS HOPC1 VT4
3205	SIE	
3206	SSMBR	TRS ERRORS
3207	SSL	
3210	R1E	
3211	FPIO,CSVE3	A3 HOPC1 AND OTHER A1 VOTER ERRORS HOPC1 VT5
3212	SIE	
3213	SSMBR	TRS ERROR
3214	SSL	
3215	LDLC3	LOAD DL WITH DS1,2,3,4, IS1,2,3,4,DM2,3, IM2,3, SYL1, IDX,DDX
3216	R1E	
3217	FPIO,CSVE32	A1 HOPC1 AND OTHER A1 VOTER ERRORS HOPC1 VT6
3220	SIE	
3221	SSMBR	TRS ERRORS
3222	SSL	
3223	R1E	
3224	FPIO,CSVE31	A2 HOPC1 AND OTHER A2 VOTER ERRORS HOPC1 VT7
3225	SIE	
3226	SSMBR	TRS ERRORS

Figure 7-27. Self-Check Tape Instructions (Sheet 47)

Tape Word Count	Operation	Indication
3227	SSL	
3230	RIE	
3231	FPIO,CSVE21	A3 HOPC1 AND OTHER A3 VOTER ERRORS HOPC1 VT8
3232	SIE	
3233	SSMBR TRS ERRORS	
3234	SSL	END OF HOPC1 VOTER CHECKS
3235	LDLC3	LOAD DL WITH B3,4,8,9
3236	PIO	LOAD IO1 WITH B3,4,8,9
3237	CI0001,0C6	LOAD IO2 WITH B3,4,8,9
3240	LDLC3	CLEAR DL
3241	RIE	
3242	FPIO,CSVE1	A1 VOTER ERRORS IO1 CONTAINS B3,4,8,9 MRI VT3
3243	FPIO	CHECK IO1 FOR B3,4,8,9
3244		SSMSC TRS ERRORS
3245	SSL	
3246	RIE	
3247	FPIO,CSVE2	A2 VOTER ERRORS IO1 CONTAINS B3,4,8,9 MRI VT4
3250	FPIO	CHECK IO1 FOR B3,4,8,9
3251		SSMSC TRS ERRORS
3252	SSL	
3253	RIE	
3254	FPIO,CSVE3	A3 VOTER ERRORS IO1 CONTAINS B3,4,8,9 MRI VT5
3255	FPIO	CHECK IO1 FOR B3,4,8,9
3256		SSMSC TRS ERRORS
3257	SSL	
3260	RIE	
3261	FPIO,CSVE32	A1 VOTER ERRORS IO1 CONTAINS B3 TO B9 MRI VT6
3262	FPIO	CHECK IO1 FOR B3 TO B9
3263		SSMSC TRS ERRORS
3264	SSL	
3265	RIE	
3266	FPIO,CSVE31	A2 VOTER ERRORS IO1 CONTAINS B3 TO B9 MRI VT7
3267	FPIO	CHECKS IO1 FOR B3 TO B9
3270		SSMSC TRS ERRORS
3271	SSL	
3272	RIE	
3273	FPIO,CSVE21	A3 VOTER ERRORS IO1 CONTAINS B3 TO B9 MRI VT8
3274	FPIO	CHECK IO1 FOR B3 TO B9
3275		SSMSC TRS ERRORS

Figure 7-27. Self-Check Tape Instructions (Sheet 48)

Tape Word Count	Operation	Indication
3276	SSL	
3277	RIE	END OF MRI VOTER TESTS
3300	FPIO,CSVE1	A1 VOTER ERRORS IO1 CONTAINS B3,4,8,9
3301	FPIO	CHECK IO1 FOR B3,4,8,9
3302		SSMSC TRS ERRORS
3303	SSL	
3304	RIE	
3305	FPIO,CSVE2	A2 VOTER ERRORS IO1 CONTAINS B3,4,8,9
3306	FPIO	CHECK IO1 FOR B3,4,8,9
3307		SSMSC TRS ERRORS
3310	SSL	
3311	RIE	
3312	FPIO,CSVE3	A3 VOTER ERRORS IO1 CONTAINS B3,4,8,9
3313	FPIO	CHECK IO1 FOR B3,4,8,9
3314		SSMSC TRS ERRORS
3315	SSL	
3316	RIE	
3317	FPIO,CSVE32	A1 VOTER ERRORS IO1 CONTAINS B3 TO B9
3320	FPIO	CHECK IO1 FOR B3 TO B9
3321		SSMSC TRS ERRORS
3322	SSL	
3323	RIE	
3324	FPIO,CSVE31	A2 VOTER ERRORS IO1 CONTAINS B3 TO B9
3325	FPIO	CHECK IO1 FOR B3 TO B9
3326		SSMSC TRS ERRORS
3327	SSL	
3330	RIE	
3331	FPIO,CSVE21	A3 VOTER ERRORS IO1 CONTAINS B3 TO B9
3332	FPIO	CHECK IO1 FOR B3 TO B9
3333		SSMSC TRS ERRORS
3334	SSL	END OF MD7 VOTER TESTS
3335	FPIO1	A1 P10 ERROR
3336	C10022	SELECT TMR
3337		THE NEXT FOUR TESTS ARE BLANK TO ALLOW TIME FOR RELAYS TO SETTLE
3340		
3341		
3342		
3343	C10006,041	IO2 CONTAINS R18,19

Figure 7-27. Self-Check Tape Instructions (Sheet 49)

Tape Word Count	Operation	Indication
3344	SSMSC TRS ERRORS	
3345	SSL	
3346	RIE	
3347	FPIO	CHECK I02 FOR B18,19
3350	FPIO2	A2 PIO ERROR
3351	C10006,041	I02 CONTAINS B17,19
3352	SSMSC TRS ERROR	
3353	SSL	
3354	RIE	
3355	FPIO	CHECK I02 FOR B17,19
3356	FPIO3	A3 PIO ERROR
3357	C10006,041	I02 CONTAINS B16,19
3360	SSMSC TRS ERROR	
3361	SSL	
3362	RIE	
3363	FPIO	CHECK I02 FOR B16,19
3364	EPI	
3365	C10006,041	I02 CONTAINS B15,19
3366	RIE	
3367	FPIO	CHECK I02 FOR B15,19
3370	C10026	RESET EPI
3371	C10006,041	I02 CONTAINS B19
3372	RIE	
3373	FPIO	CHECK I02 FOR B19
3374	EP2	
3375	C10006,041	I02 CONTAINS B14,19
3376	RIE	
3377	FPIO	CHECK I02 FOR B14,19
3400	C10026	RESET EP2
3401	EP3	
3402	C10006,041	I02 CONTAINS B13,19
3403	RIE	
3404	FPIO	CHECK I02 FOR B13,19
3405	C10026	RESET EP3
3406	EP4	
3407	C10006,041	I02 CONTAINS B12,19
3410	RIE	
3411	FPIO	CHECK I02 FOR B12,19
3412	C10026	RESET EP4

Figure 7-27. Self-Check Tape Instructions (Sheet 50)

Tape Word Count	Operation	Indication
3413	EP5	
3414	C10006,041	I02 CONTAINS 811,19
3415	RIE	
3416	FPI0	CHECK I02 FOR 811,19
3417	C10026	RESET EP5
3420	EP6	
3421	C10006,041	I02 CONTAINS 810,19
3422	RIE	
3423	FPI0	CHECK I02 FOR 810,19
3424	C10026	RESET EP6
3425	EP7	
3426	C10006,041	I02 CONTAINS 89,19
3427	RIE	
3430	FPI0	CHECK I02 FOR 89,19
3431	C10026	RESET EP7
3432	EP8	
3433	C10006,041	I02 CONTAINS 88,19
3434	RIE	
3435	FPI0	CHECKS I02 FOR 88,19
3436	C10026	RESET EP8
3437	EP9	
3440	C10006,041	I02 CONTAINS 87,19
3441	RIE	
3442	FPI0	CHECK I02 FOR 87,19
3443	C10026	RESET EP9
3444	EP10	
3445	C10006,041	I02 CONTAINS 86,19
3446	RIE	
3447	FPI0	CHECK I02 FOR 86,19
3450	C10026	RESET EP10
3451	EP11	
3452	C10006,041	I02 CONTAINS 85,19
3453	RIE	
3454	FPI0	CHECK I02 FOR 85,19
3455	C10026	RESET EP11
3456	EP12	
3457	C10006,041	I02 CONTAINS 84,19
3460	RIE	

Figure 7-27. Self-Check Tape Instructions (Sheet 51)



Tape Word Count	Operation	Indication
3461	FPIO	CHECK I02 FOR 84,19
3462	C10026	RESET EP12
3463	EP13	
3464	C10006,041	I02 CONTAINS 83,19
3465	R1E	
3466	FPIO	CHECK I02 FOR 83,19
3467	C10026	RESET EP13
3470	R1E	
3471	RT6	
3472	PEA	EAM ERROR
3473	C10006,041	I02 CONTAINS 82,19
3474	P10	CHECK I02 FOR 82,19
3475	C10026	RESET EAM ERROR
3476	PEB	EAM ERROR
3477	C10006,041	I02 CONTAINS 81,19
3500	P10	CHECK I02 FOR 81,19
3501	C10026	RESET EAM ERROR
3502	PEL123	TLC ERROR
3503	C10006,041	I02 CONTAINS SIGN,819
3504	P10	CHECK I02 FOR SIGN,819
3505	PEA,PEB	EAM EBM ERRORS
3506	CAS	
3507	C10006,041	I02 CONTAINS SIGN,81,2,19
3510	P10	CHECK I02 FOR SIGN,81,2,19
3511	P10	CA5NOT
3512	C10006,041	I02 CONTAINS SIGN,81,2,19
3513	P10	CHECK I02 FOR SIGN,81,2,19
3514	P10	CA9 CA5
3515	C10006,041	I02 CONTAINS SIGN,81,2,19
3516	P10	CHECK I02 FOR SIGN,81,2,19
3517	P10	CAS CA1
3520	C10006,041	I02 CONTAINS SIGN,81,2,19
3521	P10	CHECK I02 FOR SIGN,81,2,19
3522	P10	CAS CA2
3523	C10006,041	I02 CONTAINS SIGN,81,2,19
3524	P10	CHECK I02 FOR SIGN,81,2,19
3525	P10	RESET TLC EAM EBM ERRORS
3526	C10006,041	I02 CONTAINS 819
3527	P10	CHECK I02 FOR 819

END ERROR SERIALIZER TESTS

Figure 7-27. Self-Check Tape Instructions (Sheet 52)

Tape Count	Word Operation	Indication
3530	PEA,PEB,PEL1 EAM EBM TLC A1 TLC ERRORS	
3531	C10006,041 I02 CONTAINS SIGN,81,2,18,19	
3532	P10 CHECK I02 FOR SIGN,81,2,18,19	
3533	S1E	
3534	SSMSC TRS ERROR	
3535	SSL	
3536	R1E	
3537	PEA,PEB,PEL2 EAM EBM TLC A2 TLC ERRORS	
3540	C10006,041 I02 CONTAINS SIGN,81,2,17,19	
3541	P10 CHECK I02 FOR SIGN,81,2,17,19	
3542	S1E	
3543	SSMSC TRS ERRORS	
3544	SSL	
3545	R1E	
3546	PEA,PEB,PEL3 EAM EBM TLC A3 TLC ERRORS	
3547	C10006,041 I02 CONTAINS SIGN,81,2,16,19	
3550	P10 CHECK I02 FOR SIGN,81,2,16,19	
3551	S1E	
3552	SSMSC TRS ERRORS	
3553	SSL	
3554	R1E	END OF EAM EBM TLC TESTS
3555	LDLC3 CLEAR DL	
3556	C10002,006 CLEAR I01 AND I02	
3557	LDLC3 LOAD DL WITH B25	
3560	P10 LOAD MLC I02 CONTAINS ZEROS	
3561	P10 CHECK I02 FOR ZEROS	
3562	P10 LOAD SSC I02 CONTAINS ZEROS	
3563	P10 CHECK I02 FOR ZEROS	
3564	P10 SPE TAPE READER STOPS	
	OPERATE OP/TP P/B OP PORTION OF SWITCH LIGHTS	
	OPERATE ERROR RESET P/B ERROR LAMP GOES OUT	
	OPERATE TAPE START P/B TAPE ADVANCES TO 03770	
3565	LDLC3 LOAD DL WITH B13	
3566	P10 I02 CONTAINS SIGN	
3567	C10002,021 I01 CONTAINS R13	
3570	P10 CHECK I01 FOR B13	
3571	LDLC3 CLEAR DL	
3572	P10 CLEAR I02	

Figure 7-27. Self-Check Tape Instructions (Sheet 53)

Tape Word Count	Operation	Indication
3573	C10002,021 IO1 CONTAINS ZEROS	
3574	P10 CHECK IO1 FOR ZEROS	
3575	LDLC3 LOAD DL WITH B13	
3576	P10 IO2 CONTAINS SIGN	
3577	C10002,021 IO1 CONTAINS B13	
3600	C10002,021 IO1 CONTAINS B13	
3601	P10 CHECK IO1 FOR B13	
3602	LDLC3 LOAD DL WITH B25	
3603	P10 LOAD IO1 WITH B25	
3604	C10002,021 IO2 CONTAINS B12	
3605	C10002,021 IO1 CONTAINS B25	
3606	P10 CHECK IO1 FOR B25	
3607	LDLC3 LOAD DL WITH B13	
3610	P10 IO1 CONTAINS. B13	
3611	C10001,006 IO2 CONTAINS SIGN	
3612	C10002,021 IO1 CONTAINS B13	
3613	P10 CHECK IO1 FOR B13	
3614	LDLC3 CLEAR DL	
3615	P10 A7,6,5,4,3,2,1NOT	IO2 CONTAINS SIGN
3616	C10002,021 IO1 CONTAINS B13	
3617	P10 CHECK IO1 FOR B13	
3620	P10 A7NOT,6NOT,5,4,3,2,1NOT	IO2 CONTAINS SIGN
3621	C10002,021 IO1 CONTAINS B13	
3622	P10 CHECK IO1 FOR B13	
3623	P10 A7NOT,6,5NOT,4,3,2,1NOT	IO2 CONTAINS SIGN
3624	C10002,021 IO1 CONTAINS B13	
3625	P10 CHECK IO1 FOR B13	
3626	P10 A7NOT,6,5,4NOT,3,2,1NOT	IO2 CONTAINS SIGN
3627	C10002,021 IO1 CONTAINS B13	
3630	P10 CHECK IO1 FOR B13	
3631	P10 A7NOT,6,5,4,3NOT,2,1NOT	IO2 CONTAINS SIGN
3632	C10002,021 IO1 CONTAINS B13	
3633	P10 CHECK IO1 FOR B13	
3634	P10 A7NOT,6,5,4,3,2NOT,1NOT	IO2 CONTAINS SIGN
3635	C10002,021 IO1 CONTAINS B13	
3636	P10 CHECK IO1 FOR B13	
3637	P10 A7NOT,6,5,4,3,2,1	IO2 CONTAINS SIGN
3640	C10002,021 IO1 CONTAINS B13	
3641	P10 CHECK IO1 FOR B13	

Figure 7-27. Self-Check Tape Instructions (Sheet 54)

Tape Word Count	Operation	Indication
3642	A7NOT,6,5,4,3,2,1NOT	I02 CONTAINS SIGN
3643	C10002,021 I01 CONTAINS B13	
3644	PIO CHECK I01 FOR B13	
3645	LDLC3 LOAD DL WITH SIGN	
3646	PIO LOAD I01 WITH SIGN	
3647	LDLC3 CLEAR DL	
3650	PIO CHECK I01 FOR SIGN	
3651	ST6	
3652	SIE CP3 OA4 I01 CONTAINS SIGN	
3653	RIE	
3654	ST6	
3655	PIO CHECK I01 FOR SIGN	
3656	PELL,PEL2,PEL3 TLC ERROR	
3657	PIO I01 CONTAINS SIGN	
3660	ST6	
3661	SIE CP3 OA4 OA3 I01 CONTAINS ZEROS	
3662	RT6	
3663	RIE	
3664	PIO CHECK I01 FOR ZEROS	
3665	C10026 RESET TLC ERROR	
3666	PIO CLEAR MLC AND I01	
3667	LDLC3 LOAD DL WITH B13	
3670	PIO A7NOT,6,5,4NOT,3NOT,2,1 I02 CONTAINS B13	
3671	LDLC3 CLEAR DL	
3672	C10002,025 I01 CONTAINS B13	
3673	PIO CHECK I01 FOR B13	
3674	PIO CLEAR SSC	
3675	C10002,025 I01 CONTAINS ZEROS	
3676	PIO CHECK I01 FOR ZEROS	
3677	LDLC3 LOAD DL WITH B13	
3700	PIO SSC CONTAINS ZEROS	
3701	C10002,025 I01 CONTAINS ZEROS	
3702	PIO CHECK I01 FOR ZEROS	
3703	C10001,016 SSC CONTAINS ZEROS	
3704	C10002,025 I01 CONTAINS ZEROS	
3705	PIO CHECK I01 FOR ZEROS	
3706	PIO I01 CONTAINS B13	
3707	C10001,016 SSC CONTAINS B13	

Figure 7-27. Self-Check Tape Instructions (Sheet 55)

Tape Word Count	Operation	Indication
3710	C10002,025 IO1 CONTAINS B13	
3711	PIO CHECK IO1 FOR B13	
3712	LDLC3 LOAD OL WITH B25	
3713	C10001,016 SSC CONTAINS B13	
3714	C10002,025 IO1 CONTAINS B13	
3715	PIO CHECK IO1 FOR B13	
3716	PIO IO1 CONTAINS B25	
3717	C10001	
3720	C10002,025 IO1 CONTAINS B13	
3721	PIO CHECK IO1 FOR B13	
3722	LDLC3 CLEAR OL	
3723	A7,6,5,4NOT,3NOT,2,1NOT	SSC CONTAINS B13
3724	C10002,025 IO1 CONTAINS B13	
3725	PIO CHECK IO1 FOR B13	
3726	PIO A7NOT,6NOT,5,4NOT,3NOT,2,1NOT	SSC CONTAINS B13
3727	C10002,025 IO1 CONTAINS B13	
3730	PIO CHECK IO1 FOR B13	
3731	PIO A7NOT,6,5NOT,4NOT,3NOT,2,1NOT	SSC CONTAINS B13
3732	C10002,025 IO1 CONTAINS B13	
3733	PIO CHECK IO1 FOR B13	
3734	PIO A7NOT,6,5,4,3NOT,2,1NOT	SSC CONTAINS B13
3735	C10002,025 IO1 CONTAINS B13	
3736	PIO CHECK IO1 FOR B13	
3737	PIO A7NOT,6,5,4NOT,3,2,1NOT	SSC CONTAINS B13
3740	C10002,025 IO1 CONTAINS B13	
3741	PIO CHECK IO1 FOR B13	
3742	PIO A7NOT,6,5,4NOT,3NOT,2NOT,1NOT	SSC CONTAINS B13
3743	C10002,025 IO1 CONTAINS B13	
3744	PIO CHECK IO1 FOR B13	
3745	PIO A7NOT,6,5,4NOT,3NOT,2,1	SSC CONTAINS B13
3746	C10002,025 IO1 CONTAINS B13	
3747	PIO CHECK IO1 FOR B13	
3750	A7NOT,6,5,4NOT,3NOT,2,1NOT	SSC CONTAINS B13
3751	C10002,025 IO1 CONTAINS B13	
3752	PIO CHECK IO1 FOR B13	
3753	PIO CLEAR SSC	
3754	LDLC3 LOAD OL WITH B20	
3755	PIO MLC CONTAINS B7	
3756	PIO SSC CONTAINS ZEROS	

Figure 7-27. Self-Check Tape Instructions (Sheet 56)

Tape Word Operation Count	Indication
3757 C10002,025	101 CONTAINS ZEROS
3760 PIO	CHECK I01 FOR ZEROS
3761 PIO	CLEAR MLC
3762 PIO	SSC CONTAINS B20
3763 PIO	MLC CONTAINS ZEROS
3764 C10002,021	101 CONTAINS ZEROS
3765 PIO	CHECK I01 FOR ZEROS
3766 PIO	CLEAR P10 ADR
3767 LDLC3	END OF OPM CHECKS
3770	CLEAR DL
	SPE TAPE READER STOPS
	OPERATE OP/TP P/B TP PORTION LIGHTS OP PORTION GOES OUT
	OPERATE VERIFY ONLY P/B SWITCH LAMP LIGHTS
	OPERATE ERROR RESET P/B ERROR LAMP GOES OUT
	OPERATE ERROR OVERRIDE P/B SWITCH LAMP GOES OUT
	OPERATE TAPE START P/B TAPE RUNS TO END AND REWINDS IF NO ERROR
3771	NO ERRORS
3772	NO ERRORS
3773	NO ERRORS
3774	NO ERRORS
3775 SIE	
3776	SSMSC SSMBR SSMDR TRS ERRORS
3777 SSL	
3800 RIE	
3801 ISP	NO ERROR
3802 SIE	
3803 ST6	SSMSC SSMBR SSMDR TRS ERRORS
3804 SSL	
3805 RT6	
3806	SSMSC SSMBR SSMDR TRS ERRORS
3807 SSL	
3810	A2 AOC ERROR
3811 SSL	
3812	AOC INSDR ADRSR ERRORS
3813 SSL	
3814 ST6	SSMSC SSMBR SSMDR TRS ERRORS
3815 SSL	
3816 RIE	
3817 SSL	
3820 TSC	
	END OF TAPE READER REWINDS IF NO ERRORS EXIST
	TAPE STOPS TWC INDICATES 06465
	OPERATE TAPE START P/B 9 TIMES. ON THE NINTH OPERATION THE TAPE
	COMPLETES REWINDING
	END OF AUTOMATIC TESTS

Figure 7-27. Self-Check Tape Instructions (Sheet 57)

CODE	TAAADR	CONTROLS	FUNCTION
TSC	X000C1		TAPE STOP, AUTOMATIC REWIND IF NO ERRORS
ISP	X0CC10		INHIBIT SCRATCHPAD LOCATIONS
SPA	000C10		SAMPLE PIO ADDRESS REGISTER
ST6	000C11		SET TAAADR6 LATCH
PEA	00010C		A1EAM=1
PEB	00010C		A1E8M=1
PEL1	00010C		A1TLC=1
PEL2	00010C		A2TLC=1
PEL3	00010C		A3TLC=1
BRA1B	00010C		BRA=1 DURING PHB
BRA1C	00010C		BRA=1 DURING PHC
BRB1B	00010C		BRB=1 DURING PHB
BRB1C	00010C		BRB=1 DURING PHC
CPS1	000101		A1PBNOT=0
CPS2	000101		A2PBNOT=0
CPS3	000101		A3PBNOT=0
CBS1	000101		A1G5NOT=0
CBS2	000101		A2G5NOT=0
CBS3	000101		A3G5NOT=0
SSL	X00110		SAMPLE STOP LATCH
RT6	X00111		RESET INVERT ERROR
SIE	X0100C		SET INVERT ERROR LATCH
CALC	00100C		SET INVERT ERROR LATCH
CAL1	001001		ALL ADDRESS LINES=0
CAL2	00101C		A1A1 TO A1A9=0
CAL21	001011		A2A1 TO A2A9=0
CAL3	00110C		A2A1 TO A2A9 AND A1A1 TO A1A9=0
CAL31	001101		A3A1 TO A3A9=0
CAL32	00111C		A3A1 TO A3A9 AND A1A1 TO A1A9=0
CAL321	001111		A3A1 TO A3A9 AND A2A1 TO A2A9=0
C10001	X100CC		A3A1 TO A3A9, A2A1 TO A2A9, A1A1 TO A1A9=0
C10002	X100CC	SIGN	READ I01
C10005	X100CC	81	LOAD I01
C10006	X100CC	82	NOT USED
C10011	X100CC	83	LOAD I02, LOAD MLC IN OP
C10012	X100CC	84	READ PIO ADR
		85	NOT USED
			VERIFY ONLY MODE
		TR0A1	
		TR0A4	
		TR0A7	
		TR0A8	
		TR0A9	
		TRDS1	
		TRDS2	
		TRDS3	
		TRDS4	
		TRDS1, SCG5	
		TRDS2, SCG5	
		TRDS3, SCG5	
		TRM1, SCPC	
		TRM2, SCPC	
		TRM3, SCPC	
		INVERT ERROR MODE	

Figure 7-28. Self-Check Tape Instruction and Operation Codes (Sheet 1 of 3)

CODE	TAAADR	CONTROLS	FUNCTION
C10015	X10000	B6	READ RTC
C10016	X10000	B7	LOAD SSC
C10021	X10000	B8	READ I02, READ MLC IN OP
C10022	X10000	B9	SWITCH CHANNELS TO TMR
C10025	X10000	B10	READ SSC
C10026	X10000	B11	RESET DISAGREEMENT ERRORS
C10031	X10000	B12	READ PHA INFORMATION FROM HISTORY
C10035	X10000	B13	READ PHB AND PHC INFORMATION FROM HISTORY
C10041	X10000	B14	READ DISAGREEMENT ERRORS
C10051	X10000	B15	READ SSM AND IA FROM HISTORY
C10045	X10000	B16	READ INSTRUCTION FROM HISTORY
C10056	X10000	B17	SELECT CHANNEL1, 2=0, 3=1
C10062	X10000	B18	SELECT CHANNEL1, 2=1, 3=0
C10066	X10000	B19	SELECT CHANNEL2, 1=0, 3=1
C10072	X10000	B20	SELECT CHANNEL2, 1=1, 3=0
C10076	X10000	B21	SELECT CHANNEL3, 1=1, 2=0
C10102	X10000	B22	SELECT CHANNEL3, 1=0, 2=1
C10106	X10000	B23	SET GC CST
C10112	X10000	B24	RESET GC CST
C10116	X10000	B25	SET GC HLT
C10122	X10000	DS1	RESET GC HLT
C10126	X10000	DS2	UNLOCK HISTORY LINES
C10136	X10000	DS3	SET INTC
C10142	X10000	DS4	RESET INTC
HOP	X10000		
MPY	X10001		
SUB	X10010		
DIV	X10011		
TNZ	X10100		
MPH	X10101		
AND	X10110		
ADD	X10111		
TRA	X11000		
XDR	X11001		
PIO	X11010		
STO	X11011		
TMI	X11100		
RSU	X11101		
SHF	X11110		
CLA	X11111		
COP1	11XXXX	TROA1	A10P1 TO A10P4=1

Figure 7-28. Self-Check Tape Instruction and Operation Codes (Sheet 2)



CODE	TAAADR	CONTROLS	FUNCTION
654321			
COP2	11XXXX	TROA2	A2OP1 TO A2OP4=1
COP3	11XXXX	TROA3	A3OP1 TO A3OP4=1
LFW	X11111	REVERSE MODE	MARK BEGINNING OF TAPE. TAPE STOPS
EP1	100011	TRCA5	
EP2	100011	TROA4	
EP3	100011	TROA3	
EP4	100011	TRCA2	
EP5	100011	TRCA1	
EP6	100011	TRDS1	
EP7	100011	TRDS2	
EP8	100011	TRDS3	
EP9	100011	TRDS4	
EP10	100011	TROA9	
EP11	100011	TROA8	
EP12	100011	TROA7	
EP13	100011	TROA6	
RT6	X0C10C		
FPE	10G1C1		RESET TAAADR6
FPIO1	101XXX	TRDS1	FORCE SERIAL PARITY ERROR
FPIO2	101XXX	TRDS2	A1PIO=1
FPIO3	101XXX	TRDS3	A2PIO=1
FPIO	101XXX	TRDS1,TRDS2,TRDS3	A3PIO=1
CSVE1	101001		A1, A2, A3PIO=1
CSVE2	10101C		SERIAL LINES A1=1
CSVE12	101011		SERIAL LINES A2=1
CSVE3	10110C		SERIAL LINES A1 AND A2=1
CSVE31	101101		SERIAL LINES A3=1
CSVE32	101110		SERIAL LINES A3 AND A1=1
CSVE321	101111		SERIAL LINES A3, A2, AND A1=1

NOTES

- 1 SERIAL LINES ARE TRS, A13, MD7, MRL, PRO, HOPCI
- 2 DIE A9 LOADS MRL INTO DD REGISTER
- 3 DIE A8 LOADS MD7 INTO DD REGISTER

SPECIAL INSTRUCTIONS

- SHFC1 TROA9 TROA6 SHIFT CONTENTS OF DELAY LINE ONCE DURING CYC1
- SHFC2 TROA9 TROA5 SHIFT CONTENTS OF DELAY LINE ONCE DURING CYC2
- LDLC2 TROA9 TROA8 LOAD DIN INTO DELAY LINE DURING CYC2
- LDLC3 TROA9 TROA7 LOAD DIN INTO DELAY LINE DURING CYC3
- MA1C4 TROA9 TROA4 A13=1 DURING CYC4

Figure 7-28. Self-Check Tape Instruction and Operation Codes (Sheet 3)

## SECTION VIII

### TROUBLE ISOLATION

#### 8-1. GENERAL.

8-2. Malfunctions of the LVDCME will be discovered either during calibrations or when the computer is under test. When a malfunction is discovered the calibration procedures outlined in Section VII should be performed to localize the malfunction to a particular functional area of the LVDCME.

8-3. When the malfunctioning functional area of the LVDCME has been determined, analyze the circuit(s) with the aid of the LVDCME Second Level Logic Diagrams in Section X and the descriptions of the circuit(s) in Section II. Reference is made from the second level logic diagrams to the Automated Logic Diagrams (ALD's). The ALD's, in turn, show the point to point wiring of the gate assemblies from which circuit points may be determined for testing signal levels.

#### 8-4. PROBING CIRCUIT POINTS.

8-5. Each pin of an SMS card can be probed from the wiring side of the gate assembly to observe the signal levels. When probing an SMS card pin, care should be taken in locating the correct pin. The logic blocks on the ALD's reference the card location and pins in the gate assembly. (Refer to Section X for the Automated Logic Diagram Format.) Figure 8-1 illustrates the wiring side of a gate assembly in its extended or open position and shows the arrangement of pin locations of the SMS cards (or receptacle).

#### 8-6. TROUBLE SHOOTING SMS CARDS.

8-7. SMS cards, except for the special printed circuit board assemblies (figures 10-40 through 10-55), are considered nonreparable and should be replaced by a new card when a failure occurs. If a special printed circuit board assembly (card) is determined to be faulty, the card circuits should be checked to determine the defective component. To check the card circuits, remove the card from its receptacle (use SMS Card Puller, IBM part number 6072429); insert Card Extender, IBM part number 6072431 into the card receptacle; and insert the card into the Card Extender. With the aid of the card schematic diagrams (figures 10-40 through 10-55), the defective card component can be determined. The card should then be repaired as described in Section IX.

#### 8-8. SELF CHECK WIRED-IN PROGRAM.

8-9. A check of the data display portion of the LVDCME can be accomplished manually. A self-check wired-in program (figure 8-2) cycles continuously in the MEM SIM mode except when the CST function is used. The program data can be displayed at any time by manually inserting into the switches compare information as shown in the desired step of the program listing. The compare information consists of the bits shown in the first nine columns of the program step (figure 8-2). The Self Check TRS, or Self Check AI3 DATA, or Self Check AI3-Instruction Address information that appears in the program listing is displayed in the data display register when the DISPLAY SELECT rotary switch (MEMORY LOAD AND DATA DISPLAY panel) is in the TRS, or AI3 DATA or AI3-IA position respectively.

8-10. With programming and use of front panel controls, indicators and self-check facilities, further isolation of LVDCME malfunctions is possible. Errors encountered during the program will be displayed in the respective ERRORS lamps on the INTER-FACE EXERCISER panel.




Figure 8-1. SMS Card Location and Pin Arrangement In Gate Assemblies









Instruction	Instruction Address	Instruction Module			Syllable	Instruction Duplex	Instruction Sector			Data Module	Data Duplex	Data Sector	Self Check AI3												Self Check TRS						Self Check AI3 Instruction Address						
		3	2	1			4	3	2				1	3	2	1	4	3	2	1	S-2	3-5	6-8	9-11	12-14	15-17	18-20	21-23	24-26	S-2	3-5	6-8	9-11	12-14	15-17	18-20	21-23
MPY	3 3 0												0	3	2	7	0	0	6	5	6				0	3	3	0	0	0	6	6	0	5	3	4	
STO	3 3 1												0	3	3	0	0	0	6	6	0				0	3	3	1	0	0	6	6	2	5	4	0	
TNZ	3 3 2												0	3	3	1	0	0	6	6	2				0	3	3	2	0	0	6	6	4	5	4	4	
TMI	3 3 3												0	3	3	2	0	0	6	6	4				0	3	3	3	0	0	6	6	6	5	5	0	
HOP	3 3 4												0	3	3	3	0	0	6	6	6				0	3	3	4	0	0	6	7	0	5	5	4	
PIO	3 3 5												0	3	3	4	0	0	6	7	0				0	3	3	5	0	0	6	7	2	5	6	0	
ADD	3 3 6												0	3	3	5	0	0	6	7	2				0	3	3	6	0	0	6	7	4	5	6	4	
CLA	3 3 7												0	3	3	6	0	0	6	7	4				0	3	3	7	0	0	6	7	6	5	7	0	
HOP	3 4 0		x		x		x				x	x	0	3	3	7	0	0	6	7	6				0	3	4	0	0	0	7	0	0	5	7	4	
TRA	3 4 1												0	3	4	0	0	0	7	0	0				0	3	4	1	0	0	7	0	2	6	0	0	
HOP	3 4 2	x		x								x	x	0	3	4	1	0	0	7	0	2			0	3	4	2	0	0	7	0	4	6	0	4	
TRA	3 4 3												0	3	4	2	0	0	7	0	4				0	3	4	3	0	0	7	0	6	6	1	0	
HOP	3 4 4			x		x	x			x		x	x	0	3	4	3	0	0	7	0	6			0	3	4	4	0	0	7	1	0	6	1	4	
TRA	3 4 5												0	3	4	4	0	0	7	1	0				0	3	4	5	0	0	7	1	2	6	2	0	
SUB	3 4 6												0	3	4	5	0	0	7	1	2				0	3	4	6	0	0	7	1	4	6	2	4	
PIO	3 4 7												0	3	4	6	0	0	7	1	4				0	3	4	7	0	0	7	1	6	6	3	0	
MPH	3 5 0												0	3	4	7	0	0	7	1	6				0	3	5	0	0	0	7	2	0	6	3	4	
RSU	3 5 1												0	3	5	0	0	0	7	2	0				0	3	5	1	0	0	7	2	2	6	4	0	
TNZ	3 5 2												0	3	5	1	0	0	7	2	2				0	3	5	2	0	0	7	2	4	6	4	4	
TMI	3 5 3												0	3	5	2	0	0	7	2	4				0	3	5	3	0	0	7	2	6	6	5	0	
HOP	3 5 4			x		x	x	x	x	x		x	x	0	3	5	3	0	0	7	2	6			0	3	5	4	0	0	7	3	0	6	5	4	
TRA	3 5 5												0	3	5	4	0	0	7	3	0				0	3	5	5	0	0	7	3	2	6	6	0	
DIV	3 5 6												0	3	5	5	0	0	7	3	2				0	3	5	6	0	0	7	3	4	6	6	4	
STO	3 5 7												0	3	5	6	0	0	7	3	4				0	3	5	7	0	0	7	3	6	6	7	0	
HOP	3 6 0			x		x	x		x	x		x	x	0	3	5	7	0	0	7	3	6			0	3	6	0	0	0	7	4	0	6	7	4	
PIO	3 6 1												0	3	6	0	0	0	7	4	0				0	3	6	1	0	0	0	7	4	2	7	0	0
TNZ	3 6 2												0	3	6	1	0	0	7	4	2				0	3	6	2	0	0	7	4	4	7	0	4	
TMI	3 6 3												0	3	6	2	0	0	7	4	4				0	3	6	3	0	0	7	4	6	7	1	0	
HOP	3 6 4			x		x	x	x	x	x		x	x	0	3	6	3	0	0	7	4	6			0	3	6	4	0	0	7	5	0	7	1	4	
PIO	3 6 5												0	3	6	4	0	0	7	5	0				0	3	6	5	0	0	7	5	2	7	2	0	
AND	3 6 6												0	3	6	5	0	0	7	5	2				0	3	6	6	0	0	7	5	4	7	2	4	
SHF	3 6 7						*	*	*	*		*	*	0	3	6	6	0	0	7	5	4				0	3	6	7	0	0	7	5	6	7	3	0
MPY	3 7 0												0	3	6	7	0	0	7	5	6				0	3	7	0	0	0	7	6	0	7	3	4	
STO	3 7 1												0	3	7	0	0	0	7	6	0				0	3	7	1	0	0	7	6	2	7	4	0	
TNZ	3 7 2												0	3	7	1	0	0	7	6	2				0	3	7	2	0	0	7	6	4	7	4	4	
TMI	3 7 3												0	3	7	2	0	0	7	6	4				0	3	7	3	0	0	7	6	6	7	5	0	
HOP	3 7 4			x		x	x	x	x	x		x	x	0	3	7	3	0	0	7	6	6			0	3	7	4	0	0	7	7	0	7	5	4	
PIO	3 7 5												0	3	7	4	0	0	7	7	0				0	3	7	5	0	0	7	7	2	7	6	0	
ADD	3 7 6												0	3	7	5	0	0	7	7	2				0	3	7	6	0	0	7	7	4	7	6	4	
CLA	3 7 7												0	3	7	6	0	0	7	7	4				0	3	7	7	0	0	7	7	6	7	7	0	

\*CDS Code

Figure 8-2. Self Check Wired In Program Listing (Sheet 5)



## SECTION IX

### REPAIR

#### 9-1. SCOPE.

9-2. This section contains (1) lists of replaceable LVDCME assemblies and parts; (2) descriptions of recommended methods of replacement and repair of these assemblies and parts; (3) a list of materials required to refurbish the LVDCME exterior surfaces; and (4) a description of recommended methods for refurbishing these surfaces.

#### 9-3. REPLACEABLE ASSEMBLIES AND PARTS.

9-4. Figure 9-1 lists the replaceable LVDCME assemblies. Figures 9-2 through 9-10 list the recommended replaceable parts to be supplied by the International Business Machines Corporation. Figure 9-11 identifies the vendors and their codes as contained in the Federal Supply Code for Manufacturers, Cataloging Handbook H4-1. Reference should be made to the assembly drawings (figures 10-31 thru 10-55) when replacing assemblies.

#### 9-5. REPAIR TECHNIQUES.

9-6. The following paragraphs discuss repair techniques applicable to the LVDCME. Many of the special tools listed and illustrated in Section IV are referenced in these discussions.

#### 9-7. SWITCH ASSEMBLIES.

9-8. As shown on figure 9-12, a switch assembly consists of four basic parts: switch, switch housing, light module, and screen. Switches, blank screens, light modules, and lamp bulbs within the light modules are replaceable parts, as indicated on figures 9-3, 9-4, 9-7, and 9-8; switch housings are not replaceable parts.

#### 9-9. WRAPPED CONNECTIONS.

9-10. The wire wrapped connection is a precision pressure junction. A special wrapping tool wraps the stripped end of a wire tightly around the stationary terminal on a gate assembly. The resulting connection is a highly reliable permanent connection because of the high local residual stresses produced in the wire and terminal. Figure 9-13 illustrates a typical wrapped connection. The following paragraphs discuss the processes for using manual tools to wrap and unwrap connections.

9-11. SECTION OF MATERIALS. Recommended tools for wrapped connections are listed in figure 9-14.

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
01A1	Power Control Panel Assembly	Refer to figure 9-3	
01A2	Tape Control Panel Assembly	Refer to figure 9-4	
01A3	Tape Reader Assembly	Model RR1002-B	16550
01A4	Tape Spooler Assembly	Model RS-500A	16550
01A5	Power Supply	Model M15-50A-0V	09206
01A6	Power Supply	Model M15-15A-0V	09206
01A7	Power Supply	Model M36-10A-0V	09206
01A8	Power Supply	Model M15-10-0V	09206
91A9	Power Sequence Relay Gate Assembly	Refer to figure 10-38*	
01B1	Gate Assembly	Refer to figure 10-38*	
01B2	Gate Assembly	Refer to figure 10-38*	
01B3	Gate Assembly	Refer to figure 10-38*	
01B4	Gate Assembly	Refer to figure 10-38*	
01B5	AC Power Gate Assembly	Refer to figure 9-5	
01B6	Gate Assembly	Refer to figure 10-38*	
01B7	Gate Assembly	Refer to figure 10-38*	
01B8	Module Switching Relay Gate Assembly	Refer to figure 9-6	
02A1	Memory Loader and Data Display Panel Assembly	Refer to figure 9-7	
02A2	Interface Exerciser Panel Assembly	Refer to figure 9-8	
02A3	Connector Panel Assembly	Refer to figure 9-9	
02A4	Power Supply	Model M36-5-0V	09206
02A5	Power Supply	Model M15-5-0V	09206
02A6	Power Supply	Model M15-30A-0V	09206
02A7	Power Supply	Model M15-15A-0V	09206
02A8	Computer Power Sequence Relay Gate Assembly	Refer to figure 9-10	
02A9	Power Supply	Model M15-10-0V	09206
02A10	Power Supply	Model M15-5-0V	09206
02B1	Gate Assembly	Refer to figure 10-38*	
02B2	Gate Assembly	Refer to figure 10-38*	
02B3	Gate Assembly	Refer to figure 10-38*	
02B4	Gate Assembly	Refer to figure 10-38*	
02B5	Gate Assembly	Refer to figure 10-38*	
02B6	Gate Assembly	Refer to figure 10-38*	
02B7	Gate Assembly	Refer to figure 10-38*	
02B8	Delay Line Gate Assembly	Refer to figure 10-38*	

\*Note: Figure 10-38 identifies the part numbers of the LVDCME ALD circuit card location charts for each gate assembly by reference designation. These charts define (1) the location of each SMS card in a gate assembly; (2) the IBM part number of each SMS card; and (3) the LVDCME ALD pages on which each SMS card is shown.

Figure 9-1. LVDCME Replaceable Assemblies and Parts

Vendor Code	Part Number	Nomenclature	Description
03640	6901030	Printed Circuit Board Assembly	Refer to figure 10-40
	6901330		Refer to figure 10-41
	6901332		Refer to figure 10-42
	6901336		Refer to figure 10-43
	6901338		Refer to figure 10-44
	6901340		Refer to figure 10-45
	6901342		Refer to figure 10-46
	6901344		Refer to figure 10-47
	6901346		Refer to figure 10-48
	6901348		Refer to figure 10-49
	6901349		Refer to figure 10-50
	6901350		Refer to figure 10-51
	6901354		Refer to figure 10-52
	6901355		Refer to figure 10-53
	6901356		Refer to figure 10-54
	6901358		Refer to figure 10-55

Figure 9-2. Repairable Printed Circuit Board (SMS Card) Assemblies

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
DS1 thru DS9	Lamp bulb	6028030	03640
R1, R2	Potentiometer	6078360	
R3, R4	Potentiometer	6078362	
R5 thru R7	Potentiometer	6078360	
R8 thru R10	Potentiometer	6078362	
R11, R12	Resistor	6078367	
R13	Resistor	6078364	
R14 thru R16	Resistor	6078368	
R17	Resistor	6078369	
R18	Resistor	6078363	
R19	Resistor	6078365	
R20	Resistor	6078409	
R21 thru R52	Resistor	6011557	
S1	Switch (Light module 6079731)	6078534	
S2	Switch (Light module 6079733)	6078534	
S3	Switch (Light module 6079731)	6078534	

Figure 9-3. Power Control Panel Assembly (01A1) Replaceable Parts (Sheet 1 of 2)

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
S4	Switch (Light module 6079733)	6078534	03640                       
S5	Switch	6080135	
S6	Switch (Light module 6079731)	6078534	
S7	Switch (Light module 6079733)	6078790	
TP1 thru TP7	Test Point	6015339	
TP8 thru TP15	Test Point	6015537	
TP16 thru TP45	Test Point	6015339	
TP46 thru TP51	Test Point	6015537	
XDS5	Light Module	6078419	
XDS8	Light Module	6079726	
XDS9	Light Module	6079281	
Note: Use switch housing part number 6078422 and screen 6078943 for all switches.			

Figure 9-3. Power Control Panel Assembly (01A1) Replaceable Parts (Sheet 2)

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code	
CR1 thru CR9	Diode	492543	88360 03640                                       	
DS1 thru DS21	Lamp bulb	6078990		
S1, S2	Switch (Light module 6079732)	6078534		
S3, S4	Switch (Light module 6079719)	6078529		
S5 thru S9	Switch (Light module 6079417)	6078534		
S10	Switch (Light module 6079730)	6078529		
S11	Switch (Light module 6079732)	6078529		
S12	Switch (Light module 6079719)	6078529		
S13, S14	Switch (Light module 6079732)	6078529		
S15	Switch (Light module 6079730)	6078534		
S16	Switch (Light module 6079733)	6078534		
S17	Switch (Light module 6079732)	6078529		
S18	Switch (Light module 6079732)	6078534		
S19	Switch (Light module 6079719)	6078534		
S20	Switch (Light module 6079723)	6078529		
S21	Switch (Light module 6079730)	6078529		
TP1 thru TP52 and GRD (4)	Test Point	6015339 (Red) 6015537 (Black)		
Note: Use switch housing part number 6078442 and screen 6078943 for all switches.				

Figure 9-4. Tape Control Panel Assembly (01A2) Replaceable Parts

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
C1	Capacitor	6081074	03640
CB1	Circuit breaker	6078938	
CB2	Circuit breaker	6079224	
CB3	Circuit breaker	6078937	
CB4	Circuit breaker	6078935	
CR1, CR2	Diode	6018033	
FL1	Filter	6079865	
J1	Connector	6901040	
K1, K2	Relay	6078431	
M1	Meter	6018105	
R1 thru R4	Resistor	6078366	
R5	Resistor	6078972	
R6 thru R9	Resistor	6041432	
T1	Transformer	6077905	

Figure 9-5. AC Power Gate Assembly (01B5) Replaceable Parts

Reference Designator	Nomenclature	Manufacturer's Part Number	Vendor Code
CR1 thru CR51	Diode	369218	88360
J1	Connector	6073936	03640
J2	Connector	6078451	
J3	Connector	6078450	
J4	Connector	6075989	
K1 thru K37	Relay	6017242	
TB1, TB2	Connector	6073067	
XK1 thru XK37	Connector	6016600	

Figure 9-6. Module Switching Relay Gate Assembly (01B8) Replaceable Parts

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
DS1 thru DS78	Lamp bulb	6078990	03640
S1	Switch (Light module 6078420)	6078534	
S2 thru S8	Switch (Light module 6079720)	6078534	
S9	Switch (Light module 6078420)	6078534	
S10 thru S34	Switch (Light module 6079720)	6078534	
S35	Switch (Light module 6079732)	6078534	
S36	Switch (Light module 6079730)	6078529	
S37 thru S40	Switch (Light module 6079722)	6078534	
S41 thru S45	Switch (Light module 6079721)	6078534	
S46 thru S50	Switch (Light module 6079722)	5078534	
S51 thru S54	Switch (Light module 6079721)	6078534	
S55 thru S58	Switch (Light module 6079722)	6078534	
S59 thru S62	Switch (Light module 6079721)	6078534	
S63 thru S65	Switch (Light module 6079732)	6078534	
S66	Switch (Light module 6079719)	6078534	
S67 thru S70	Switch (Light module 6079732)	6078534	
S71	Switch (Light module 6079719)	6078534	
S72	Switch (Light module 6079732)	6078534	
S73, S74	Switch (Light module 6079719)	6078534	
S75	Switch	6035437	
S76	Switch (Light module 6079732)	6078534	
S77	Switch (Light module 6079719)	6078534	
S78	Switch	6035437	
S79	Switch (Light module 6079719)	6078529	
S80	Switch (Light module 6079719)	6078534	
XDS1	Light module	6078419	
XDS6	Light module	6079732	
XDS24	Light module	6079724	
XDS40	Light module	6079729	
XDS41	Light module	6079728	

Note: For all switches except S75 and S78 use switch housing part number 6078442 and screen 6078943.

Figure 9-7. Memory Loader and Data Display Panel Assembly (02A1) Replaceable Parts

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
CR1 thru CR6	Diode	492457	88360
DS1 thru DS91	Lamp bulb	6078990	03640
R1, R2	Resistor	6017937	
S1	Switch (Light module 6079732)	6078534	
S2 thru S27	Switch (Light module 6079722)	6078534	
S28	Switch (Light module 6079732)	6078534	
S29, S30	Switch (Light module 6079732)	6078529	
S31	Switch (Light module 6079719)	6078529	
S32	Switch (Light module 6079732)	6078534	
S33 thru S35	Switch (Light module 6079719)	6078534	
S36	Switch (Light module 6079719)	6078529	
S37	Switch (Light module 6079732)	6078529	
S38 thru S58	Switch (Light module 6079719)	6078534	
S59	Switch (Light module 6079730)	6078529	
S60 thru S62	Switch	6035437	
S63	Switch (Light module 6079732)	6078534	
S64	Switch (Light module 6079719)	6078529	
S65	Switch (Light module 6079732)	6078534	
<p>Note: For all switches except S60, S61 and S62 use switch housing part number 6078442 and screen 6078943.</p>			

Figure 9-8. Interface Exerciser Panel Assembly (02A2) Replaceable Parts

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
C1, C2	Capacitor	6079338	03640
CR1	Diode	6018033	
J1, J2	Connector	6070209	
J3, J4	Connector	6078536	
J5	Connector	6076337	
J6	Connector	6076335	
J7	Connector	6071957	
J8	Connector	6075189	
J9	Connector	6078961	
J10	Connector	6078962	
J11	Connector	6076336	
J12	Connector	6078960	
J13	Connector	6076336	
J14	Connector	6078960	
J15	Connector	6075290	
J16	Connector	6073942	
J17	Connector	6075290	
J18	Connector	6073942	
J19	Connector	6078450	
J20	Connector	6076335	
J21	Connector	6081188	
J22	Connector	6078961	
J23	Connector	6075181	
R1	Resistor	6079323	
R2	Resistor	6079322	
R3	Resistor	6079331	
R4	Resistor	6079332	
R5	Resistor	6079329	
R6	Resistor	6079324	
R7	Resistor	6079325	
R8	Resistor	6079327	
R9	Resistor	6079326	
R10	Resistor	6079328	
R11	Resistor	6079326	
R12 thru R32	Resistor	6041407	
R33 thru R53	Resistor	6079230	
R54	Resistor	6079330	
TP1 thru TP54	Test Point	6015339	
TP55	Test Point	6015337	

Figure 9-9. Connector Panel Assembly (02A3) Replaceable Parts



Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
CR1 thru CR27	Diode	6018033	03640
K1	Relay	6078430	
K2	Relay	6078320	
K3	Relay	6078318	
K4	Relay	6078319	
K5	Relay	6078359	
K6	Relay	6078322	
K7 thru K11	Relay	6078148	
K12	Relay	6078147	
K13	Relay	6073562	
K14	Relay	6078316	
K15	Relay	6078148	
K16	Relay	6078143	
K17, K18	Relay	6078148	
K19	Relay	6078143	
K20	Relay	6078321	
K21	Relay	6078979	
K22 thru K24	Relay	6078314	
K25	Relay	6078148	
K26, K27	Relay	6078149	
K28	Relay	6078317	
K29, K30	Relay	6078147	
K31	Relay	6078149	
K32	Relay	6078317	
K33	Relay	6078316	
K34, K35	Relay	6078143	
K36	Relay	6073562	
K37, K38	Relay	6078143	
K39	Relay	6078316	
K40	Relay	6078148	
R1, R2	Resistor	6079275	
VR1, VR2	Diode	6079005	
XK1 thru XK6	Socket	6013283	
XK7 thru XK12	Socket	6078153	
XK13	Socket	6073563	
XK15, XK17, XK18	Socket	6078153	
XK20, XK21	Socket	6013283	
XK25 thru XK32	Socket	6078153	
XK36	Socket	6073563	
XK40	Socket	6078153	

Figure 9-10. Computer Power Sequence Relay Gate Assembly (02A8) Replaceable Parts

Vendor Code	Name	Address
03640	International Business Machines Corp.	Owego, N. Y.
09206	Trygon Electronics, Inc.	Roosevelt, N. Y.
16550	Rheem Electronics Corp.	Los Angeles, Calif.
88360	International Business Machines Corp.	Endicott, N. Y.

Figure 9-11. Vendor Code Cross-Reference




Figure 9-12. Switch Assembly




Figure 9-13. Wrapped Connection

Tool	Vendor/Part Number	Description
Hand Unwrap Tool	IBM 6072437	See figure 4-3, part O
Hand Wire Wrap Tool	IBM 6072438	See figure 4-3, part G
Wrapping Bit (No. 20)	Keller A-18633	See figure 4-3, part I
Wrapping Bit (No. 22)	Keller A-18632	See figure 4-3, part H
Wrapping Bit (No. 24)	Keller A-26232	See figure 4-3, part J
Wrapping Bit (No. 26)	Keller A-27611	See figure 4-3, part K
Sleeve (No. 20)	Keller A-18285	See figure 4-3, part N
Sleeve (No. 22, 24)	Keller A-18840	See figure 4-3, part M
Sleeve (No. 26)	Keller A-17611-2	See figure 4-3, part L

Figure 9-14. Recommended Wrapping Tools

## CAUTION

Only nylon-jacketed or semi-rigid PVC (polyvinyl chloride-insulated) wire should be used for re-wiring back panels. Teflon-insulated wire, used in panels produced by automation, is unsuitable for re-wiring in the field due to the difficulty in stripping without damaging the conductor.

9-12. WRAPPING. The following procedure indicates the necessary steps in making a wrapped connection.

- a. Select the bit and sleeve for the wire size to be used.

<u>Wire Size AWG</u>	<u>Wrapping Bit</u>	<u>Sleeve</u>
26	Keller, A-27611	Keller, A-17611-2
24	Keller, A-26232	Keller, A-18840
22	Keller, A-18632	Keller, A-18840
20	Keller, A-18633	Keller, A-18285

- b. Install bit and sleeve in the nose assembly of the wrapping tool (figure 9-15):




Figure 9-15. Wrapping Tool Assembly

1. Loosen the collet nut on the nose assembly.
  2. Insert the wrapping bit into the collet. Rotate the bit while applying slight pressure against the end until it seats itself. (To remove the bit, reverse this process.)
  3. Place the sleeve over the bit and into the collet. Rotate until sleeve is seated and positioned. Apply slight pressure to the end of the sleeve and tighten collet nut.
- c. Strip 1-3/8 to 1-1/2 inch of insulation from the end of the wire to be wrapped. This will result in about six wraps around the terminal. The completed terminal must have at least five turns of bare wire.

## CAUTION

Do not nick or scrape the wire. A nicked wire is subject to breaks that are difficult to detect. Areas where plating is removed will oxidize, causing an unreliable connection.

d. Insert the stripped wire into the small hole of the wrapping bit (figure 9-16, part A) taking care to insert the wire up to the insulation. Do not bend the bare end of the wire; it may be difficult to slide into the bit. If the wire is not inserted in the wrapping bit up to the insulation, a "shiner" (bare wire between insulation and terminal) may result. There should be 1/4 turn to 3/4 turn of insulation at the beginning of each wrap, except for coaxial cable. Coaxial cable insulation should not be wrapped, but it must end no more than 1/16 inch from the terminal.




Figure 9-16. Wrapping Procedure

e. Hold the wire with the fingers and bend the insulated portion of the lead into the retaining notch in the sleeve (figure 9-16, part B). Use the right or left notch as determined by the direction of the approach (or exit) of the lead. Place the wrapping bit on the terminal. Be sure the terminal is inserted into the bit as far as it will go. Hold the tool in line with the terminal.

f. Hold the tool on the terminal and squeeze the trigger to wrap the wire on the terminal. The tool will automatically recede as the wire coils on the terminal. Release trigger and remove tool from terminal. The wrapped connection is complete (figure 9-16, part C).

## NOTE

If too much pressure is used to push the tool on the terminal, a turn of wire will wrap over a previous turn. If too little pressure is exerted, the adjacent wraps of wire may not touch each other. Maximum separation between individual turns on the terminal must not exceed 0.005 inch, excluding the first and last wrap (figure 9-17).




Figure 9-17. Wrap Spacing

9-13. UNWRAPPING. Wires can be removed from a terminal by using the hand unwrap tool illustrated on figure 9-18. This tool can unwrap both right and left-hand wraps.




Figure 9-18. Unwrap Tool

9-14. Unwrapping is accomplished by catching the tail of the wire with the unwrap point and turning the tool in a direction opposite to that of the wrap. In some cases, it may be necessary to lift the wire tail away from the pin before the wire can be unwrapped. Apply only enough pressure to loosen turns.

**CAUTION**

An unwrapped wire must never be rewrapped.  
A new wire must be used as a replacement.

**CAUTION**

Never slide a termination on a pin because this rounds the sharp corner of the pin and makes subsequent connections unreliable. As you unwrap a wire, see that the first coil does not break off and drop into the panel. This breakage is often caused by the lip of the tool not engaging the tail of the wire. Terminals may be wrapped ten times before replacement is necessary.

9-15. WRAPPED CONNECTION QUALITY. Because the connection is destroyed if a wrap is disturbed in any manner, it is difficult to determine if a good quality junction has been made. The most common factors causing poor quality wraps are:

1. Incorrect wrapping bit for the wire size in use.

2. Worn or damaged wrapping bit.

3. Dirty wrapping bit.

9-16. A defective wrapped connection may be either too tight or too loose. If the wrap is made too tight, the wire is deformed to such an extent that it becomes brittle. The wire may then break under vibration and handling. A loose wrap will not have sufficient pressure to bond the wire to the terminal.

9-17. SMS back panel wires are frequently routed around, but not attached to, an intermediate terminal. If a wire is pulled too tight or excessive pressure is exerted at the point of contact with the intermediate terminal, insulation damage may result, allowing the wire to short to the terminal. This short may be intermittent. When wiring back panels, do not pull wires tightly around intermediate terminals, or allow a wire to rub along a terminal pin.

#### 9-18. CRIMPED CONNECTIONS.

9-19. A crimped connection is a union of two electrical conductors formed by pressure. A crimped connection is usually made with a terminal that has a barrel or trough to accept a short length of wire. The wire is inserted in the terminal, which is then formed to compress and restrict the wire inside the terminal barrel as indicated on figure 9-19. If the correct pressure is applied during the forming process, a homogeneous mass will result in the crimped area.




Figure 9-19. Crimped Connection, Cross Section

9-20. The critical factor in making a crimped connection is the extent to which the terminal and conductor are formed. Pressure produced in the process must be high enough to cause a bond between the terminal and conductor materials, yet low enough to prevent embrittlement of the formed parts.

9-21. **RECOMMENDED CRIMPING TOOLS.** Recommended crimping tools and their intended applications are listed in figure 9-20.

9-22. AMP tool 59501 is a ratchet crimping tool to be used with 22-24 AWG solid or stranded wire only. The die-set is not replaceable, and no adjustments are provided on the tool.

Crimping Tool	Application	Description
AMP 59501	Used to crimp AWG 22-24 solid or stranded wire.	See figure 4-3, part V.
Berg HT-3-20	Used to crimp AWG 20 solid or stranded wire to a slip-on terminal.	See figure 4-3, part W.
Berg HT-3-22	Used to crimp AWG 22 solid or stranded wire to a slip-on terminal.	See figure 4-3, part X.
Berg HT-3-24	Used to crimp AWG 24 solid or stranded wire to a slip-on terminal.	See figure 4-3, part Y.
Bendix 11-7295 (Kit)	Used to crimp size 12, 16, and 20 type connector contacts.	See figure 4-3, part P.

Figure 9-20. Recommended Crimping Tools

9-23. Terminals used with the AMP ratchet tool have a two-section crimping barrel as illustrated in figure 9-21. The tool crimps one section on the conductor and the other section on the insulation. Make certain to insert terminals into the die so that the larger die opening crimps the insulation.




Figure 9-21. Slip-on Connector Terminal

9-24. **CRIMPED CONNECTION QUALITY.** The quality of a crimped connection depends largely on the correct combination of wire, terminal, and tool for each application. The following procedure is recommended for determining the quality of crimped connections:

- a. Visually inspect all completed connections for the following:

**CAUTION**

Do not use a connection that does not meet these criteria.

1. Stripped portion of the wire centrally located under the crimp.
  2. No deformation of the terminal outside of the crimp area.
  3. No fractures of the terminal or wire.
- b. Test completed connections having no visual defects as follows:
1. Grip the wire between the thumb and forefinger of one hand and the terminal between the thumb and forefinger of the other hand.
  2. Pull the wire, exerting only enough pressure to make the wire taut. Check for any movement of the wire within the terminal barrel.

NOTE

Wire movement in the terminal barrel can often be heard, but not seen. Such a connection is called a clicker and must not be used.

3. Bend the wire about 30° from center and repeat step 2. Bend the wire in the opposite direction about 30° from center and repeat step 2.

9-25. SOLDERED CONNECTIONS.

9-26. The soldering process involves six steps: selection of materials, preparing the soldering iron and tip, preparing the work, heating the work, applying the flux and solder, and cooling.

9-27. SELECTION OF MATERIALS. Recommended soldering tools are listed in figure 9-22.

CAUTION

Do not use acid-core solder.

Tool	Vendor/Part No.	Description
Soldering Handle	Hexacon P25	See figure 4-3, part E.
Soldering Tip	Hexacon HT248D	See figure 4-3, part F.

Figure 9-22. Recommended Soldering Tools

9-28. Rosin cored wire solder (conforming to Federal Specification QQ-S-571) is similar to a piece of spaghetti; the hollow center is filled with flux that flows over the work when heated to a moderate temperature (about 300°F). This temperature is below the melting point of the solder (about 360°F). The flux becomes active upon further heating, but prolonged exposure to heat causes it to decompose.



9-29. **PREPARING THE SOLDERING IRON AND TIP.** The soldering iron is used only to transmit heat to the work. Before using the iron, heat it to operating temperature and tin it: wipe the tip with a clean cloth or canvas; then apply flux and solder, giving the tip a clean, shiny coat of solder. Tinning is done to insure good heat transfer and to keep the connection area free of contamination. Subsequent accumulation of flux residue and solder dross can be removed in the same manner.

9-30. **PREPARING THE WORK.** The work must be clean. No grease, wax, paint, dust or other foreign material should be present on the surfaces to be soldered. These surfaces should be pretinned. Pretinning is the application of a thin layer of solder over the surfaces of the metals to be joined, using the same process as for tinning the soldering iron tip.

9-31. Use extreme care when stripping insulation from wire. The stripping tools should be adjusted so that no metal is removed from the wire during the stripping operation. Cutting the strands in stranded wire reduces the cross-sectional area, which decreases current carrying capacity and presents a mechanically weak spot; a nick in solid wire has much the same effect.

9-32. Unless otherwise specified, insulation should be stripped so that not more than 1/8 inch nor less than 1/16 inch of wire will be exposed between the soldered terminal and the insulation (figure 9-23). Leads of an axial lead component should not be formed closer than 1/16 inch from the component body (figure 9-24).




Figure 9-23. Terminal Connections




Figure 9-24. Axial Lead Connections

9-33. HEATING THE WORK. The joint must be thoroughly heated before applying solder. Efficient heat transfer from the iron to the work depends on the cleanliness of the surfaces and the size of the contact area. A small amount of clean solder on the iron tip will insure effective heat transfer.

9-34. Poor solder connections are often the result of insufficient heat. Protect components, but remember that a destroyed component is less expensive than a cold soldered joint that causes intermittent failures.

9-35. APPLYING THE FLUX AND SOLDER. The solder should be applied to the work, not to the iron. If the surfaces are clean and are at the correct temperature, flux and solder will flow freely over the surfaces and wet the metal. This wetting action is the basic solder bond. After the solder solidifies, it will remain adhered to the surface and will provide electrical continuity.

9-36. The proper amount of solder is important. The solder bond occurs on the metal surfaces and excessive solder does not improve the joint but can introduce undesirable side effects. Use enough solder to cover the parts to be joined, but leave the outlines visible.

9-37. COOLING. Once the solder has been applied, withdraw the soldering iron and allow the joint to cool. Solidification of solder is not instantaneous, and any movement during this time may cause a solder bond of unacceptable quality. Keep the parts perfectly still until the solder is frozen.

9-38. VISUAL INSPECTION. A good soldered connection is bright and smooth. The solder feathers out to a thin edge from the main body of solder in the joint. It also approximately outlines the wire and terminal. Figure 9-25 illustrates good soldered connections.






Figure 9-25. Good Soldered Connections


9-39. Figure 9-26 illustrates defective soldered connections.



A. COLD SOLDERED JOINT



B. ROSIN JOINT



D. FRACTURED SOLDERED JOINT



C. EXCESSIVELY SOLDERED JOINT

Figure 9-26. Defective Soldered Connections

9-40. The Cold Soldered Joint (figure 9-26, part A) has a dull, granular appearance. It is caused by insufficient heating, or movement of the work during cooling.

9-41. The Rosin Joint (figure 9-26, part B) has a rosin inclusion. Rosin joints can be due to insufficient heat to permit the rosin to be displaced by the solder, or insufficient heat to permit adequate melting of the flux.

9-42. The Excessively Soldered Joint (figure 9-26, part C) hides the outline of the joint components with an excessive amount of solder.

9-43. The Fractured Soldered Joint (figure 9-26, part D) is one in which small cracks are present. This condition can be due to stress applied before the solder is completely solidified.

#### 9-44. SMS CARD REPLACEMENT.

9-45. The SMS card puller (IBM 6072429) facilitates insertion or removal of SMS cards from their sockets. Use of this tool reduces the probability of dropping cards and other handling damage. This tool is illustrated on figure 4-3, part A.

9-46. In operation, the card puller fits over the edges of an SMS card. When the tool is properly positioned, a tooth on the spring-loaded latch seats in a hole in the card. The card is released by depressing the latch.

## CAUTION

Before removing an SMS card, insert IBM punched cards or similar material between the card to be removed and adjacent SMS cards. Damage to SMS cards or components may be eliminated in this manner.

## CAUTION

Oil or moisture from the fingers can critically decrease the insulation resistance on the land pattern side of the card. Cards should be carefully handled by the edges only.

9-47. When an SMS card is removed from its socket, the card contacts should be cleaned and lubricated before the card is reinstalled if either of the following conditions exists:

1. The card contacts are visibly contaminated.
2. The card contacts have been handled. If there is any doubt about the contamination of the contacts, clean and relubricate them.

9-48. The following cleaning and lubricating procedure insures low contact resistance and reduces wear of the gold-plated contact surfaces. The procedure may be performed any number of times without affecting contact reliability. To clean and lubricate the contacts:

- a. Apply lubricant (IBM part number 6072430) either directly to the contacts or indirectly with a saturated, clean, lint-free cloth or tissue.
- b. Wipe the contacts toward the component section of the card with a cloth or tissue moistened with the lubricant.

## CAUTION

Do not allow the lubricant to contact the clear plastic coating on the component portion of the card. The solvents in the lubricant can dissolve the plastic coating, which will act as an insulator if rubbed on the contacts.

- c. Rub the contacts with a clean, dry piece of cloth or tissue until there is no visible trace of the lubricant. The cloth or tissue will darken if further cleaning is necessary. Repeat the procedure from step a if further cleaning is needed.

## 9-49. SMS CARD REPAIR.

9-50. Repair of printed circuit cards primarily consists of soldering and unsoldering operations. The specific jobs involved are:

1. Removal of defective components.
2. Installation of replacement components.
3. Joining broken printed conductors.

9-51. Care must be taken to avoid damage to the card assembly during the repair process. The card assembly is easily damaged in two ways:

1. Heat damage to the card or to components on the card.
2. Physical damage.

9-52. The card is made of an insulating material that will withstand a dipsolder temperature of about 515 °F for 30 seconds. This compares with a minimum solder melting temperature of 361 °F and an average soldering iron temperature of 750 °F. This means that the soldering iron must contact the card for only a short interval of time. Excessive heat may damage a card in two ways by:

1. Destroying the bond between the insulated board and a printed conductor, resulting in a raised conductor;
2. Scorching or burning the board.

9-53. Excessive heat may also damage components on the card. Semiconductors are especially sensitive to heat. Use of the soldering tools recommended under **SOLDERED CONNECTIONS** will help avoid heat damage.

9-54. Physical damage in the form of a raised conductor is easily inflicted if stress is applied in a direction that tends to separate the conductor from the board (figure 9-27).




Figure 9-27. Stress Applied to Component Leads

9-55. **COMPONENT REMOVAL.** When the leads of the defective component must be saved, use the following procedure to remove the component:

- a. Straighten the component leads that are bent over on the wiring side of the board. Figure 9-28 illustrates a method of using the soldering iron tip as a wedge to prevent

pulling the land away from the board. A pair of long-nose pliers may be used on the component side of the card to prevent downward movement of the lead.




Figure 9-28. Component Removal

b. Heat the component leads and pull them through the holes from the component side of the board.

9-56. If the leads of the defective component may be destroyed, use the following removal procedure:

- a. Cut the leads of the defective component as close as possible to the board on the component side of the card. Do not damage the board or adjacent components.
- b. Hold the card in your hand and use a clean, tinned soldering iron to heat the solder connection between the remaining portion of the leads and the conductor pattern.
- c. When the solder starts to flow, rap the hand holding the card on the work surface.
- d. Repeat steps b and c if the solder and piece of lead do not leave the hole.

9-57. COMPONENT INSTALLATION. Use the following procedure for installing components on SMS cards.

a. Insert component leads through the holes in the board. Cut the leads so that about 1/16 inch remains to bend over on the conductor pattern. Bend the leads parallel to the component body and toward each other. Axial lead components, such as resistors, are mounted flush against the surface of the board.

#### CAUTION

Do not bend leads close to components (see **SOLDERED CONNECTIONS** for technique). The leads on tantalum capacitors are particularly subject to damage.

b. Solder the component leads to the conductor pattern. Avoid excessive heat and solder, particularly with transistors and diodes. It is not desirable to fill the hole in the board with solder.

c. Wash the general area of repair using a typewriter cleaning brush and IBM cleaning fluid (IBM part number 450608). Dry the affected area by wiping with a clean piece of cloth or tissue.

9-58. **PRINTED CONDUCTOR REPAIR.** Two printed conductor defects may be found: broken conductor, or delaminated conductor (raised land).

9-59. To repair a broken conductor, solder a 24 AWG solid wire jumper across the break. The wire should overlap the printed conductor at least 1/16 inch on each end. If the break is long, and the possibility of a short exists, use insulated wire stripped on each end.

9-60. To repair a delaminated conductor, cut both ends of the loose section at a point where the bond is not broken. After the loose section is removed, repair the conductor using the same method used for a broken conductor.

#### 9-61. EXTERIOR SURFACE COATINGS.

9-62. Figure 9-29 lists the solvents, reducers, primers and paints needed to refurbish LVDCME coatings that become chipped, discolored, or otherwise defective.

#### NOTE

The dark gray, white, and black paints listed in figure 9-29 for the functional areas and panel markings are actually vinyl inks, originally applied by silk screen processes.

#### 9-63. **REPAINTING TECHNIQUES**

9-64. The following paragraphs indicate the recommended consistencies for the paints and other fluids needed to repair the exterior coatings of the LVDCME. A fine brush should be used to retouch defective panel markings and any small scratches on the LVDCME. For repainting areas greater than 1 in. square, the paint should be applied by spraying.

9-65. **SOLVENTS.** The surface to be repainted should be thoroughly cleaned by wiping it with the solvent indicated in figure 9-29. The surface should then be allowed to dry for at least 30 minutes.

9-66. **PRIMERS.** If the coating has been marred so that the metal surface is exposed, a primer coating should be applied before the paint is applied. The primer need not be diluted for brush application; however, for spray application the primer should be diluted with one part reducer to two parts primer. The primer coating should be air dried for at least three minutes before paint is applied.

9-67. **PAINTS.** The paints need not be diluted for brush application; however, for spray application the paint should be diluted with one part reducer to four parts paint. Four or more sprayed coats should be applied, allowing a minimum time of one minute between the application of each coat. For a non-textured finish, these applications are the finish coat; however, for a textured finish these applications are only the first finish coat.

Surface	Solvent	Reducer*	Primer*	Paint (Vinyl)*	Notes*
Frame Covers	Xylene conforming to Federal Specification TT-X-916.	John L. Armitage Co., A-903.	Charcoal-John L. Armitage Co., P-318.	Charcoal-John L. Armitage Co., U-211.	Use texturing agent, John L. Armitage Co., M-411.
Control Panels Background		John L. Armitage Co., A-903 or M-130.	Blue-Gray, John L. Armitage Co., P-350.	Light Gray-John L. Armitage Co., U-662S.	
Functional Areas				Dark Gray-John L. Armitage Co., M-1085.	
Panel Markings				White-John L. Armitage Co., M-1027.	Used on Dark Gray functional areas.
Name Plate	Xylene conforming to Federal Specification TT-X-916.	John L. Armitage Co., A-903, or M-130.	Yellow-John L. Armitage Co., P-321. Blue-John L. Armitage Co., P-300.	Black-John L. Armitage Co., M-1035. Yellow-John L. Armitage Co., U-333S. Sky Blue-John L. Armitage Co., U-396S.	Used on Light Gray areas.
*Equivalent materials may be used.					
Used as a filler for engraving.					

Figure 9-29. Recommended Repainting Materials



## NOTE

The number of paint coats required to adequately repair the defective surface depends on the depth of the defect and the thickness of the original coatings.

9-68. If the final surface is to be textured, a second finish coat of paint should be applied after the first finish coat has been air dried. The paint for this second finish coat need not be diluted for brush application; however, for spray application the paint should be diluted with one part reducer to eight parts paint. Five or more sprayed coats should be applied, allowing a minimum time of one minute between the application of each coat. (See note in preceding paragraph.)

9-69. TEXTURING AGENT. The texturing agent should not be diluted before being sprayed as a fine mist coat over the second finish coat.

## SECTION X

### DIAGRAMS

#### 10-1. GENERAL.

10-2. The diagrams included in this section are Engineering drawings that are required to maintain the LVDCME. The Engineering drawings consist of the following:

- Figure 10-4. LVDCME AC Power Distribution Electrical Schematic Diagram (LN 00.03.01.0)
- Figure 10-5. Power Sequence, LVDCME and Computer, Electrical Schematic Diagram (LN 00.03.02.0)
- Figure 10-6. LVDCME DC Power Distribution Electrical Schematic Diagram (LN 00.03.03.0 and LN 00.03.04.0)
- Figure 10-7. LVDCME Computer Power Distribution Electrical Schematic Diagram (LN 00.03.05.0 and LN 00.03.06.0)
- Figure 10-8. LVDCME Module Switching Power Distribution Electrical Schematic Diagram (LN 00.03.07.0)
- Figure 10-9. LVDCME Self Test and Lamp Test Electrical Schematic Diagram (LN 00.03.08.0)
- Figure 10-10. LVDCME DC Power Distribution and Grounding Electrical Schematic Diagram (LN 00.03.09.0)
- Figure 10-11. Cable Drawing (AP, AZ and AN Cables) LVDCME to Computer and Test Stand (LN 00.03.10.0 and LN 00.03.11.0)
- Figure 10-12. Tape Control Panel (01A2) Data Flow Diagram (LN 00.04.01.0, LN 00.04.02.0 and LN 00.04.03.0)
- Figure 10-13. Memory Loader and Data Display Panel (02A1) Data Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0)
- Figure 10-14. Interface Exerciser Panel (02A2) Data Flow Diagram (LN 00.04.12.0 through LN 00.04.19.0)
- Figure 10-15. Module Switching Data Flow Diagram (LN 00.04.20.0 through LN 00.04.27.0)
- Figure 10-16. Tape Reader and Tape Spooler Cabling Data Flow Diagram (LN 00.04.28.0)
- Figure 10-17. Power Cable (AU Cable) Data Flow Diagram (LN 00.04.29.0)

- Figure 10-18. Signal Cable (AT, N, AR, AS and AM Cables) Data Flow Diagram (LN 00.04.30.0 through LN 00.04.34.0)
- Figure 10-19. Module Switching, Self Check (AU Cable) Data Flow Diagram (LN 00.04.35.0)
- Figure 10-20. Signal Cable (C', D', E' and AW Cables) Data Flow Diagram (LN 00.04.36.0 through LN 00.04.39.0)
- Figure 10-21. Memory Loader and Data Display Panel (02A1, Pushbutton/lamps IM1, IM2, IM3 and S/D) Data Flow Diagram (LN 00.04.40.0)
- Figure 10-22. Signal Cable (AX, BC' and AV Cables) Data Flow Diagram (LN 00.04.41.0 through LN 00.04.43.0)
- Figure 10-23. Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0)
- Figure 10-24. Signal (Simplex Computer BB#2) Cable (AT, N, AR, AS, and AM Cables) Data Flow Diagram (LN 00.04.53.0 through LN 00.04.57.0)
- Figure 10-25. Relay Circuits Locations Data Flow Diagram (LN 00.04.58.0)
- Figure 10-26. Relays on SMS Cards Data Flow Diagram (LN 04.00.01.0)
- Figure 10-27. History Delay Lines Data Flow Diagram (LN 04.00.02.0)
- Figure 10-28. Lamp Test Circuitry Data Flow Diagram (LN 04.00.18.0 and LN 04.00.19.0)
- Figure 10-29. Input Signals To Diode Cards Data Flow Diagram (LN 04.00.20.0)
- Figure 10-30. LVDCME Second Level Logic Diagrams
- Figure 10-31. Power Control Panel (01A1) Assembly Drawing
- Figure 10-32. Tape Control Panel (01A2) Assembly Drawing
- Figure 10-33. AC Power Gate (01B5) Assembly Drawing
- Figure 10-34. Memory Loader and Data Display Panel (02A1) Assembly Drawing
- Figure 10-35. Interface Exerciser Panel (02A2) Assembly Drawing
- Figure 10-36. Connector Panel (02A3) Assembly Drawing
- Figure 10-37. Computer Power Sequence Relay Gate (02A8) Assembly Drawing
- Figure 10-40. Relay Card Printed Circuit Board Assembly (6901030)
- Figure 10-41. AN1 Translator Printed Circuit Board Assembly (6901330)
- Figure 10-42. AN2 Translator Printed Circuit Board Assembly (6901332)
- Figure 10-43. TC1, DD1 Detect Printed Circuit Board Assembly (6901336)

- Figure 10-44. TC2,  $\overline{B0}$  Detect Printed Circuit Board Assembly (6901338)
- Figure 10-45. NA1 Translator Printed Circuit Board Assembly (6901340)
- Figure 10-46. NA2 Translator Printed Circuit Board Assembly (6901342)
- Figure 10-47. SC1 Simulator Printed Circuit Board Assembly (6901344)
- Figure 10-48. SC2 Simulator Printed Circuit Board Assembly (6901346)
- Figure 10-49. Modified AN1 Printed Circuit Board Assembly (6901348)
- Figure 10-50. 3.6 K Resistor Printed Circuit Board Assembly (6901349)
- Figure 10-51. Temperature Monitoring Printed Circuit Board Assembly (6901350)
- Figure 10-52. SCR Resistor Printed Circuit Board Assembly (6901354)
- Figure 10-53. AN4 Translator Printed Circuit Board Assembly (6901355)
- Figure 10-54. CD1 Printed Circuit Board Assembly (6901356)
- Figure 10-55. SC3 Printed Circuit Board Assembly (6901358)

10-3. Automated Logic Diagrams (ALD's) are not included in the Manual but are supplied separately. Paragraphs 10-13 through 10-19 describe the physical make-up of the ALD's. Figure 10-1 lists the sheets of ALD's by Logic Page Number and IBM Page Part Number that are required to maintain the LVDCME.

10-4. Reference is made between pages of the Electrical Schematic Diagrams, Data Flow Diagrams and the ALD's. This reference is made by an "LN" seven-digit number (xx.xx.xx.x) assigned to each page (or sheet). The "LN" seven-digit number is related to the diagrams as follows:

Electrical Schematic Diagrams - LN 00.03.xx.x

Data Flow Diagrams - LN 00.04.xx.x and LN 04.00.xx.x

ALD's - LN 05.xx.xx.x

10-5. The "xx.x" in the "LN" numbers for the Electrical Schematic Diagrams and the Data Flow Diagrams specify the sequence of page or sheet numbers. The "05" in the ALD "LN" number specifies that the reference is to an ALD page. The entire LN number for the ALD's is described in paragraph 10-15.

#### 10-6. CIRCUIT CARD LOCATION CHARTS AND EDGE CONNECTOR LISTS.

10-7. Included with the ALD's are Circuit Card Location Charts and Edge Connector Lists. The Circuit Card Location Charts (listed in figure 10-38) designate the SMS card by type and IBM part number for each card location on the gate assemblies. Also, the ALD sheet(s) on which the card appears and whether or not all of the circuits on the card are being used is referenced on the Circuit Card Location Charts. The Edge Connector Lists (listed in figure 10-39) list the edge connectors for each gate assembly, the signal present on each edge connector pin, and the ALD sheet on which the edge connector pin and signal appear.

## 10-8. SECOND LEVEL LOGIC DIAGRAMS.

10-9. The second level logic diagrams are provided to aid in the analysis of the LVDCME. These diagrams are arranged in a logical order by test set functions. Included with the second level logic diagrams is a chart of symbol definitions (figure 10-30, sheets 1 and 2) that defines all the symbols used in the diagrams. Also included is a block diagram (sheet 3) showing the relationship of the LVDCME functions.

10-10. The second level logic diagrams contain a table, in the lower left-hand corner of each sheet, listing the ALD sheets (by LN number) that are represented on the sheet of second level logic. In the upper left-hand corner of each sheet of the second level logic diagrams is a table listing the origins (by sheet number) of the input signals and the destinations (by sheet number) of the output signals. All input and output signals are listed in the tables except timing signals and the signals whose origin or destination appears on the data flow diagrams.

## 10-11. ASSEMBLY DRAWINGS.

10-12. The assembly drawings are provided to aid in the location of replaceable parts. Only the assembly drawings that are required for part replacement are included.

## 10-13. AUTOMATED LOGIC DIAGRAM FORMAT.

10-14. PAGE LAYOUT. The automated logic diagrams contain page identification, edge information, logic blocks, connecting lines, and an area for comments at the bottom of each page. Figure 10-2 shows a typical logic page. Each page has a possible logic format of five blocks wide and nine blocks long; thus logic blocks can occupy any of 45 possible positions.

10-15. PAGE IDENTIFICATION. As shown on figure 10-2, the following information appears at the top of each logic diagram page:

- a. Page part number (1), used for ordering a specific page or series of pages.
- b. Title (2), a description of the logic contained on the page.
- c. Equipment name (3), the abbreviation of the equipment name and the configuration of the equipment.
- d. Logic page number (4), a seven-digit number (xx.xx.xx.x) assigned to the logic page. For explanation purposes, letters are used to designate each position in the number (AB, CD, EF, G).

(1) Positions A and B specify that the sheets are ALD's.

(2) Positions C, D, E, F, and G represent the page number sequence.

e. Comments (5), a list of edge-connector locations used for the entry and exit lines on the logic page, and an area reserved for comments.

10-16. SIGNAL LINES. All lines entering or leaving a logic page are labeled and correspond to the labeling on the logic page to which they interconnect. Lines enter on the left side of the page and leave on the right side of the page. If a line leaves a page and goes to several locations on another page, the line is usually distributed on the "to" page

and not the "from" page. If a line leaves a page and goes to several other pages, but carries the same line name, it is shown as a branched line on the "from" page.

10-17. **EDGE INFORMATION.** Data shown in vertical page coordinates 1 and 7 are called edge information. Edge information includes names of input and output lines, and numbers of the logic pages the lines appear on again. The first line contains the signal name. The second line lists the number of the logic page on which the signal appears again. The logic page number is directly opposite the signal line.

10-18. **EDGE CONNECTORS.** When a signal or service wire enters or leaves a panel, it may be routed through an edge connector. Signal lines connected to edge connectors are indicated by an asterisk or lozenger and a number or letter combination (e. g., \*2, \*C, □1, □F, 1□, etc.) located on an entry or exit line. These notations refer to edge connector locations and pin letters given at the bottom of the logic page.

10-19. **LOGIC BLOCKS.** To simplify the logic pages, logic blocks are used to represent the SMS card circuits. A basic electronic function is usually represented by a single block, but some functions may require more than one block. In the case of multiple circuits on one SMS card, each circuit is represented by a separate logic block. The standard format of the logic block is shown on figure 10-3, and is explained as follows:

a. **Timing.** The timings of special circuits, such as single shots, oscillators, and delays, are printed above the logic blocks.

b. **Functional Symbol.** This symbol consists of a sign (when used) and letter(s) that indicate the type of circuit.

c. **Machine Feature Index.** This code indicates the configuration of the equipment. BA indicates the basic configuration.

Logic Page Number	Page Part Number	Logic Page Number	Page Part Number	Logic Page Number	Page Part Number
05.00.01.1	6901050	05.00.25.3	6901440	05.00.52.1	6901154
05.00.02.1	6901051	05.00.25.4	6902286	05.00.53.1	6901155
05.00.03.1	6901052	05.00.26.1	6901076	05.00.54.1	6901156
05.00.04.1	6901053	05.00.27.1	6901077	05.00.54.2	6902178
05.00.05.1	6901054	05.00.28.1	6901078	05.00.55.1	6901157
05.00.05.2	6902194	05.00.29.1	6901079	05.00.56.1	6901158
05.00.06.1	6901055	05.00.30.1	6901080	05.00.57.1	6901159
05.00.07.1	6901056	05.00.31.1	6901081	05.00.58.1	6901160
05.00.08.1	6901057	05.00.32.1	6901082	05.00.59.1	6901161
05.00.09.1	6901058	05.00.33.1	6901083	05.00.60.1	6901162
05.00.10.1	6901059	05.00.34.1	6901084	05.00.61.1	6901163
05.00.10.2	6902170	05.00.35.1	6901085	05.00.62.1	6901164
05.00.11.1	6901060	05.00.36.1	6901086	05.00.63.1	6901165
05.00.11.2	6901061	05.00.37.1	6901087	05.00.64.1	6901166
05.00.12.1	6901062	05.00.38.1	6901088	05.00.65.1	6901167
05.00.13.1	6901063	05.00.38.2	6901089	05.00.66.1	6901168
05.00.14.1	6901064	05.00.39.1	6901090	05.00.67.1	6901169
05.00.15.1	6901065	05.00.40.1	6901091	05.00.68.1	6901170
05.00.16.1	6901066	05.00.41.1	6901092	05.00.69.1	6901171
05.00.17.1	6901067	05.00.42.1	6901093	05.00.70.1	6901172
05.00.18.1	6901068	05.00.43.1	6901094	05.00.71.1	6901173
05.00.19.1	6901069	05.00.44.1	6901096	05.00.72.1	6901174
05.00.20.1	6901070	05.00.45.1	6901097	05.00.73.1	6901175
05.00.21.1	6901071	05.00.46.1	6901098	05.00.74.1	6901176
05.00.22.1	6901072	05.00.47.1	6901099	05.00.75.1	6901177
05.00.23.1	6901073	05.00.48.1	6901150	05.00.75.2	6901178
05.00.24.1	6901074	05.00.49.1	6901151	05.00.76.1	6901179
05.00.25.1	6901075	05.00.50.1	6901152	05.00.76.2	6901180
05.00.25.2	6902285	05.00.51.1	6901153	05.00.76.4	6901182

Figure 10-1. LVDCME Automated Logic Diagrams (Sheet 1 of 4)

Logic Page Number	Page Part Number	Logic Page Number	Page Part Number	Logic Page Number	Page Part Number
05.00.76.5	6901183	05.00.99.1	6901261	05.01.26.1	6901287
05.00.76.6	6902389	05.01.00.1	6901262	05.01.26.2	6902171
05.00.76.7	6902386	05.01.01.1	6901263	05.01.26.3	6902176
05.00.76.8	6902387	05.01.02.1	6901264	05.01.26.4	6902177
05.00.76.9	6902388	05.01.02.2	6902379	05.01.26.5	6902382
05.00.77.1	6901184	05.01.03.1	6901265	05.01.27.1	6901288
05.00.78.1	6901185	05.01.04.1	6901266	05.01.28.1	6901289
05.00.79.1	6901186	05.01.05.1	6901267	05.01.28.2	6901291
05.00.80.1	6901187	05.01.06.1	6901268	05.01.29.1	6901292
05.00.81.1	6901188	05.01.06.2	6901269	05.01.30.1	6901293
05.00.81.2	6901189	05.01.07.1	6901270	05.01.30.2	6901294
05.00.82.1	6901191	05.01.09.1	6901271	05.01.30.3	6902173
05.00.83.1	6901192	05.01.11.1	6901272	05.01.30.4	6902384
05.00.84.1	6901193	05.01.13.1	6901273	05.01.30.5	6902385
05.00.85.1	6901194	05.01.14.1	6901274	05.01.31.1	6901297
05.00.86.1	6901197	05.01.14.3	6901276	05.01.32.1	6901298
05.00.87.1	6901198	05.01.14.2	6901275	05.01.34.1	6901450
05.00.88.1	6901199	05.01.15.1	6901277	05.01.35.1	6901451
05.00.89.1	6901250	05.01.16.1	6901278	05.01.36.1	6901452
05.00.90.1	6901251	05.01.17.1	6901279	05.01.37.1	6901453
05.00.91.1	6901252	05.01.19.1	6901280	05.01.38.1	6901452
05.00.92.1	6901253	05.01.20.1	6901281	05.01.39.1	6901455
05.00.93.1	6901254	05.01.21.1	6901282	05.01.40.1	6901456
05.00.94.1	6901255	05.01.22.1	6901283	05.01.43.2	6901477
05.00.94.2	6901256	05.01.23.1	6901284	05.01.43.3	6901478
05.00.95.1	6901257	05.01.24.1	6901285	05.01.43.4	6901479
05.00.96.1	6901258	05.01.25.1	6901286	05.01.43.5	6901480
05.00.97.1	6901259	05.01.25.2	6902174	05.01.44.1	6901481
05.00.98.1	6901260	05.01.25.3	6902175	05.01.45.1	6901482

Figure 10-1. LVDCME Automated Logic Diagrams (Sheet 2)



Logic Page Number	Page Part Number	Logic Page Number	Page Part Number	Logic Page Number	Page Part Number
05.01.46.1	6901483	05.01.65.2	6901557	05.01.86.1	6901699
05.01.47.1	6901484	05.01.65.3	6901558	05.01.86.2	6902377
05.01.47.2	6901485	05.01.66.1	6901559	05.01.87.1	6902050
05.01.48.1	6901486	05.01.67.1	6901650	05.01.88.1	6902051
05.01.49.1	6901487	05.01.68.1	6901651	05.01.89.1	6902052
05.01.50.1	6901488	05.01.69.1	6901652	05.01.90.1	6902053
05.01.51.1	6901489	05.01.70.1	6901653	05.01.91.1	6902054
05.01.52.1	6901490	05.01.71.1	6901654	05.01.92.1	6902055
05.01.53.1	6901491	05.01.72.1	6901655	05.01.93.1	6902056
05.01.53.2	6902380	05.01.73.1	6901656	05.01.94.1	6902057
05.01.54.1	6901492	05.01.73.2	6901657	05.01.94.2	6902058
05.01.55.1	6901493	05.01.73.3	6901658	05.01.95.1	6902059
05.01.55.2	6902381	05.01.73.4	6901659	05.01.96.1	6902060
05.01.56.1	6901494	05.01.73.5	6901682	05.01.97.1	6902061
05.01.57.1	6901497	05.01.74.1	6901659	05.01.98.1	6902062
05.01.58.1	6901498	05.01.75.1	6901684	05.01.99.1	6902063
05.01.59.1	6901499	05.01.76.1	6901685	05.02.00.1	6902064
05.01.60.1	6901550	05.01.77.1	6901686	05.02.00.2	6902390
05.01.61.1	6901551	05.01.77.2	6902383	05.02.00.3	6902391
05.01.61.2	6901552	05.01.78.1	6901687	05.02.00.4	6902392
05.01.62.1	6901553	05.01.79.1	6901688	05.02.01.1	6902065
05.01.63.1	6901554	05.01.80.1	6901689	05.02.02.1	6902066
05.01.64.1	6901555	05.01.81.1	6901690	05.02.03.1	6902067
05.01.64.2	6902172	05.01.81.2	6902168	05.02.04.1	6902068
05.01.64.3	6902394	05.01.82.1	6901691	05.02.05.1	6902069
05.01.64.4	6902398	05.01.83.1	6901692	05.02.06.1	6902070
05.01.64.5	6902450	05.01.84.1	6901693	05.02.07.1	6902071
05.01.64.6	6902399	05.01.84.2	6902378	05.02.08.1	6902072
05.01.65.1	6901556	05.01.85.1	6901694	05.02.09.1	6902073

Figure 10-1. LVDCME Automated Logic Diagrams (Sheet 3)

Logic Page Number	Page Part Number	Logic Page Number	Page Part Number	Logic Page Number	Page Part Number
05.02.10.1	6902074	05.02.37.1	6902154	05.03.21.2	6902355
05.02.11.1	6902075	05.02.38.1	6902155	05.03.21.3	6902356
05.02.11.2	6902393	05.02.39.1	6902156	05.03.22.1	6902357
05.02.12.1	6902076	05.02.40.1	6902157	05.03.23.1	6902358
05.02.13.1	6902077	05.02.41.1	6902158	05.04.01.1	6902262
05.02.14.1	6902078	05.02.42.1	6902159	05.04.02.1	6902296
05.02.15.1	6902079	05.02.43.1	6902160	05.04.03.1	6902297
05.02.16.1	6902080	05.02.44.1	6902161	05.04.04.1	6902180
05.02.17.1	6902081	05.03.01.1	6902162	05.04.05.1	6902181
05.02.18.1	6902082	05.03.02.1	6902163	05.04.06.1	6902182
05.02.19.1	6902083	05.03.03.1	6902164	05.04.07.1	6902183
05.02.20.1	6902084	05.03.04.1	6902165	05.04.08.1	6902259
05.02.21.1	6902086	05.03.05.1	6902166	05.04.09.1	6902260
05.02.22.1	6902087	05.03.06.1	6902167	05.04.10.1	6902261
05.02.23.1	6902088	05.03.07.1	6902287	05.04.11.1	6902184
05.02.24.1	6902089	05.03.08.1	6902288	05.04.12.1	6902185
05.02.25.1	6902090	05.03.09.1	6902289	05.04.13.1	6902186
05.02.26.1	6902091	05.03.10.1	6902290	05.04.14.1	6902187
05.02.27.1	6902092	05.03.11.1	6902291	05.04.15.1	6902188
05.02.28.1	6902093	05.03.12.1	6902292	05.04.16.1	6902189
05.02.29.1	6902094	05.03.13.1	6902293	05.04.17.1	6902250
05.02.30.1	6902095	05.03.14.1	6902294	05.04.18.1	6902251
05.02.31.1	6902096	05.03.15.1	6902298	05.04.19.1	6902252
05.02.32.1	6902097	05.03.16.1	6902299	05.04.20.1	6902253
05.02.33.1	6902098	05.03.17.1	6902350	05.04.21.1	6902254
05.02.34.1	6902099	05.03.18.1	6902351	05.04.22.1	6902255
05.02.35.1	6902152	05.03.19.1	6902352	05.04.23.1	6902256
05.02.35.2	6902359	05.03.20.1	6902353		
05.02.36.1	6902153	05.03.21.1	6902354		

Figure 10-1. LVDCME Automated Logic Diagrams (Sheet 4)





Figure 10-2. Typical Logic Page



NOTES:

1. IF THE OUTPUT PIN IS SHOWN IN THE TOP HALF OF THE LOGIC BLOCK, THE OUTPUT IS OUT OF PHASE WITH THE INPUT(S). IF THE OUTPUT PIN IS SHOWN IN THE BOTTOM HALF OF THE LOGIC BLOCK, THE OUTPUT IS IN PHASE WITH THE INPUT(S).
2. WHEN A LOGIC BLOCK HAS NO INPUTS THE LETTERS LISTED TO THE LEFT OF THE BLOCK INDICATE THAT THESE PINS ARE JUMPED TOGETHER.

Figure 10-3. Typical Logic Block





Figure 10-4. LVDCME AC Power Distribution Electrical Schematic Diagram (LN 00.03.01.0)




REVISIONS				
REV	DESCRIPTION	DATE	CHK	APPROVAL
B	66112-NF REDRAWN WITH CHANGES	3/4		SWITCH

- NOTES:
1. ALL POWER GROUNDS ON O2A8 RETURN THROUGH TB 6 - 21. TB 6 - 21 RETURNS TO O2A11W1-E1
  2. ALL POWER GROUNDS ON O1A9 RETURN THROUGH TB 4 - 20. TB 4 - 20 RETURNS TO O1A11W1-E1
  3. ALL POWER GROUNDS ON O1A1 RETURN TO O1A11W1-E4
- \*NUMBERS REFER TO LOGIC NUMBERS USED IN SELF CHECK ONLY

QTY	SYM	NONNOMENCLATURE	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CONTRACT NO.
			LIST OF MATERIAL OR PARTS LIST			
<p>INTERNATIONAL BUSINESS MACHINES CORP.          FEDERAL SYSTEMS DIVISION          530 MADISON AVE. NEW YORK 22, N.Y.</p> <p>TITLE  <b>ELECTRICAL SCHEMATIC          POWER SEQUENCE, LVDCME AND          COMPUTER</b></p> <p>DESIGNED BY: <i>[Signature]</i> DATE: 3-10-64          DRAWN BY: <i>[Signature]</i> DATE: 3-10-64          CHECKED BY: <i>[Signature]</i> DATE: 3-10-64          APPROVED BY: <i>[Signature]</i> DATE: 3-10-64</p> <p>CONTRACT NO. 03640 F 6901001          SCALE: NONE WT. SHEET 2</p>						

Figure 10-5. Power Sequence, LVDCME and Computer, Electrical Schematic Diagram (LN 00.03.02.0)




REVISIONS				
REV	NUMBER	NOTICE	DATE	APPROVAL
B	00112	NF	REDRAWN WITH CHANGES	SWETTICH

6901001

REFERENCE DRAWING LN 00.03.03.0

QTY	SYM	DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE	ITEM
LIST OF MATERIAL OR PARTS LIST							
DESIGNED BY: <i>[Signature]</i> DATE: <i>[Date]</i>							
DRAWN BY: <i>[Signature]</i> CHECKED BY: <i>[Signature]</i>							
INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION NEW YORK 22, N.Y.							
TITLE: ELECTRICAL SCHEMATIC, LVDCME DC POWER DISTRIBUTION							
DRAWING NO. 03640 F 6901001							
SCALE: NONE							
SHEET 3							

Figure 10-6. LVDCME DC Power Distribution Electrical Schematic Diagram (LN 00.03.03.0 and LN 00.03.04.0) (Sheet 1 of 2)



REVISIONS			
REV	DESCRIPTION	DATE	APPROVAL
B	66112-NF REDRAWN WITH CHANGE	4/1/64	SWETTICH

6901001

REFERENCE DRAWING LN 00.03.04.0

QTY REQD	SYM	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE	ITEM
LIST OF MATERIAL OR PARTS LIST							
DESIGNED			DATE		INTERNATIONAL BUSINESS MACHINES CORP.		
DRAWN			DATE		FEDERAL SYSTEMS DIVISION		
CHECKED			DATE		550 MADISON AVE. NEW YORK 22, N.Y.		
DESIGN CHECK			DATE		TITLE		
DRAWING CHECK			DATE		ELECTRICAL SCHEMATIC,		
MATERIAL			DATE		LVDCME D.C. POWER DISTRIBUTION		
DESIGN APPROVAL			DATE		CODE IDENT NO.		
DRAWN			DATE		03640 F 6901001		
CHECK DEPTH			DATE		SCALE NONE		
DRAWING			DATE		SHEET 4		

Figure 10-6. LVDCME DC Power Distribution Electrical Schematic Diagram (LN 00.03.03.0 and LN 00.03.04.0) (Sheet 2)








Figure 10-7. LVDCME Computer Power Distribution Electrical Schematic Diagram (LN 00.03.05.0 and LN 00.03.06.0) (Sheet 2)




Figure 10-8. LVDCME Module Switching Power Distribution Electrical Schematic Diagram (LN 00.03.07.0)




Figure 10-9. LVDCME Self Test and Lamp Test Electrical Schematic Diagram (LN 00.03.08.0)




Figure 10-10. LVDCME DC Power Distribution and Grounding Electrical Schematic Diagram (LN 00.03.09.0)




Figure 10-11. Cable Drawing (AP, AZ, and AN Cables) LVDCME to Computer and Test Stand (LN 00.03.10.0 and LN 00.03.11.0) (Sheet 1 of 2)




Figure 10-11. Cable Drawing (AP, AZ, and AN Cables) LVDCME to Computer and Test Stand (LN00.03.10.0 and LN 00.03.11.0) (Sheet 2)





Figure 10-12. Tape Control Panel (01A2) Data Flow Diagram (LN 00.04.01.0, LN 00.04.02.0 and LN 00.04.03.0) (Sheet 1 of 3)





NOTES  
 X ALL SWITCHES ARE SHOWN IN THE NORMALLY CLOSED POSITION  
 XI ALL SWITCHES ARE OF THE MOMENTARY CONTACT TYPE UNLESS OTHERWISE SPECIFIED  
 XII -12VDC ENTERS PANEL AT THIS POINT. SEE WIRE LIST 6901195 FOR DETAIL WIRING  
 XIII GRD ENTERS PANEL AT THIS POINT SEE WIRE LISTS 6901190, 5901195 AND 6901196 FOR DETAIL WIRING

REFERENCE DRAWING

LN 00.04.02.0

QTY	REV	DESCRIPTION	PART OR IDENTIFYING NO	SPECIFICATION	MATERIAL OR INVT	QTY	UNIT
LIST OF MATERIAL OR PARTS LIST							
INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION NEW YORK 27, N. Y.							
DATA FLOW DIAGRAM - LVDCME FRAME 01 PANEL A2							
DRAWING NO. 03640				DATE 6900001			
SCALE 1/8"				SHEET 2			

Figure 10-12. Tape Control Panel (01A2) Data Flow Diagram (LN 00.04.01.0, LN 00.04.02.0 and LN 00.04.03.0) (Sheet 2)




Figure 10-12. Tape Control Panel (01A2) Data Flow Diagram (LN 00.04.01.0, LN 00.04.02.0 and LN 00.04.03.0) (Sheet 3)






Figure 10-13. Memory Loader and Data Display Panel (02A1) Data Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0) (Sheet 1 of 8)



NOTES  
 I ALL SWITCHES ARE SHOWN IN THE NORMALLY CLOSED POSITION  
 II ALL SWITCHES ARE OF THE MOMENTARY CONTACT TYPE UNLESS OTHERWISE SPECIFIED  
 III -12V DC ENTERS PANEL AT THIS POINT. SEE WIRE LIST 6902192, 6932193 AND 6902199 FOR  
 DETAIL WIRING

QTY	SYM	DESCRIPTION	PART NO	SPECIFICATION	MATERIAL	UNIT	
		LIST OF MATERIAL OR PARTS LIST					
		INTERNATIONAL BUSINESS MACHINES CORP.					
		FEDERAL SYSTEMS DIVISION					
		NEW YORK 22, N. Y.					
		DATE: 12/20/54					
		DRAWN BY: J. J. McCall					
		CHECKED BY: J. J. McCall					
		APPROVED BY: J. J. McCall					
		SCALE: 1" = 1"					
		DRAWING NO: 6900001					

Figure 10-13. Memory Loader and Data Display Panel (O2A1) Data Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0) (Sheet 2)



REVISIONS			
REV	DESCRIPTION	DATE	APP. BY
B	REVISIONS		
A	REVISIONS		


NOTES  
 X ALL SWITCHES ARE SHOWN IN THE NORMALLY CLOSED POSITION  
 X ALL SWITCHES ARE OF THE MOMENTARY CONTACT TYPE UNLESS OTHERWISE SPECIFIED

QTY	REV	DESCRIPTION	PART NO	SPECIFICATION	NATIONAL	APP. BY

LIST OF MATERIAL OR PARTS LIST	
INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION NEW YORK 27, N. Y.	
DATA FLOW DIAGRAM - LVDCWE FRAME 02 PANEL A1	
CODE IDENT NO 03640	SHEET 6

Figure 10-13. Memory Loader and Data Display Panel (02A1) Data Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0) (Sheet 3)




REVISIONS						
REV	NUMBER	NOTICE	DESCRIPTION	DATE	BY	APPROVAL
1	1	REVISED	REWORK WITH CHANGE	5-5-64	J. SWETTIN	

- NOTES
- X ALL SWITCHES ARE SHOWN IN THE NORMALLY CLOSED POSITION
  - XI ALL SWITCHES ARE OF THE MOMENTARY CONTACT TYPE UNLESS OTHERWISE SPECIFIED
  - XII -12V DC ENTERS PANEL AT THIS POINT. SEE WIRE LIST 6902190, 6902195 AND 6902196 FOR DETAIL WIRING

QTY	REV	DESCRIPTION	PART NO	SPECIFICATION	MATERIAL	UNIT
REQD	NO	OR DESCRIPTION	IDENTIFYING NO		OR NOTES	NO
LIST OF MATERIAL OR PARTS LIST						
<p>INTERNATIONAL BUSINESS MACHINES CORP.          FEDERAL SYSTEMS DIVISION          570 MADISON AVE.          NEW YORK 22, N.Y.</p>						
<p>DATE: 5/5/64          DRAWING NO: 6900001          TITLE: DATA FLOW DIAGRAM - LVDC ME FRAME C2 PANEL A1          CODE IDENT NO: 03640          SCALE: AS SHOWN          SHEET: 7</p>						

Figure 10-13. Memory Loader and Data Display Panel (02A1) Data Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0) (Sheet 4)



NOTES  
 X ALL SWITCHES ARE SHOWN IN THE NORMALLY CLOSED POSITION  
 X ALL SWITCHES ARE OF THE MOMENTARY CONTACT TYPE UNLESS OTHERWISE SPECIFIED

REV	BY	CHKD	DESCRIPTION	DATE	APPROVAL
1			REVISIONS		
2			REVISIONS		

LIST OF MATERIAL OR PARTS LIST		INTERNATIONAL BUSINESS MACHINES CORP.	
QTY	DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION
1	SWITCH		
1	SWITCH		
1	SWITCH		
1	SWITCH		
1	SWITCH		
1	SWITCH		

DATE	05/13/51	SCALE	AS SHOWN
BY	J. E. M...	CHKD	J. E. M...
APP'D	J. E. M...	DATE	05/13/51
CODE	C3E40	REV	F
NO.	6900001		

Figure 10-13. Memory Loader and Data Display Panel (02A1) Data Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0) (Sheet 5)




Figure 10-13. Memory Loader and Data Display Panel (02A1) Data Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0) (Sheet 6)







Figure 10-13. Memory Loader and Data Display Panel (02A1) Data Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0) (Sheet 7)



REVISIONS			
REV	DESCRIPTION	DATE	APPROVAL
1	REVISION		
2	REVISION		
3	REVISION		
4	REVISION		

0A2A11W1-B6  
00.03.09.0

NOTES  
X INFORMATION SHOWN IN PARENTHESIS IS FRONT PANEL MARKING

REFERENCE  
DRAWING

LN 00.04.11.0

QTY		SYM		NOMENCLATURE		PART OR IDENTIFICATION NO		SPECIFICATION		MATERIAL		CAGE CODE	
REQD	AVAIL	NO	NO	OR DESCRIPTION	NO	NO	NO	NO	NO	NO	NO	NO	NO
LIST OF MATERIAL OR PARTS LIST													
DESIGNED BY: <i>[Signature]</i>				CHECKED BY: <i>[Signature]</i>				DATE: 11/63				DRAWN BY: <i>[Signature]</i>	
INTERNATIONAL BUSINESS MACHINES CORP.				FEDERAL SYSTEMS DIVISION				500 N. BOSTON AVE.				NEW YORK, N. Y.	
TITLE: DATA FLOW DIAGRAM - LVDCME				FRAME 02				PANEL A1					
CORP IDENT NO: 03640				REV: F				PART NO: 6900001				SHEET 11	

Figure 10-13. Memory Loader and Data Display Panel (02A1) Data Flow Diagram (LN 00.04.04.0 through LN 00.04.11.0) (Sheet 8)





Figure 10-14. Interface Exerciser Panel (02A2)  
Data Flow Diagram (LN 00.04.12.0 through  
LN 00.04.19.0) (Sheet 1 of 8)



NOTES  
 I ALL SWITCHES ARE SHOWN IN THE NORMALLY CLOSED POSITION  
 II ALL SWITCHES ARE OF THE MOMENTARY CONTACT TYPE UNLESS OTHERWISE SPECIFIED  
 III -12VDC ENTERS PANEL AT THIS POINT. SEE WIRE LIST 6902191, 6902197 AND 6902198 FOR  
 DETAIL DRAWING

QTY	REQ	SYM	DESCRIPTION	PART OR IDENTIFYING NO	SPECIFICATION	MATERIAL OR ACTS	CON	ITEM
			LIST OF MATERIAL OR PARTS LIST					
			INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION					
			DATA FLOW DIAGRAM - LYDCME FRAME C2 PANEL A2					
				03640	F	6900001		13

Figure 10-14. Interface Exerciser Panel (02A2)  
 Data Flow Diagram (LN 00.04.12.0 through  
 LN 00.04.19.0) (Sheet 2)




Figure 10-14. Interface Exerciser Panel (02A2)  
 Data Flow Diagram (LN 00.04.12.0 through  
 LN 00.04.19.0) (Sheet 3)




Figure 10-14. Interface Exerciser Panel (02A2) Data Flow Diagram (LN 00.04.12.0 through LN 00.04.19.0) (Sheet 4)




Figure 10-14. Interface Exerciser Panel (02A2)  
 Data Flow Diagram (LN 00.04.12.0 through  
 LN 00.04.19.0) (Sheet 5)




Figure 10-14. Interface Exerciser Panel (02A2) Data Flow Diagram (LN 00.04.12.0 through LN 00.04.19.0) (Sheet 6)







Figure 10-14. Interface Exerciser Panel (02A2)  
 Data Flow Diagram (LN 00.04.12.0 through  
 LN 00.04.19.0) (Sheet 7)



REVISIONS				
BY	DATE	DESCRIPTION	CHK	APPROVAL
D. GILKING		REDRAWN WITH CHANGE		E. SWITZER

6900001

- NOTES
- X ALL SWITCHES ARE SHOWN IN THE NORMALLY CLOSED POSITION
  - XI ALL SWITCHES ARE OF THE MOMENTARY CONTACT TYPE UNLESS OTHERWISE SPECIFIED
  - XII -6VDC ENTERS PANEL AT THIS POINT SEE WIRE 6902191, 6902197 AND 6902198 FOR DETAIL WIRING

QTY	REV	DESCRIPTION	PART OR IDENTIFICATION NO	SPECIFICATION	DATE	FORM	ITEM
LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BY OTHER COLUMN							
QTY	REV	DESCRIPTION	PART OR IDENTIFICATION NO	SPECIFICATION	DATE	FORM	ITEM
1		DATA FLOW DIAGRAM - LVDC M E					
1		FRAME 02					
1		PANEL A2					
SCALE		DATE	CODE IDENT NO	SIZE			
			03640	F	6900001		
SHEET		SCALE		LINE	PAGE		
19						19	

Figure 10-14. Interface Exerciser Panel (02A2) Data Flow Diagram (LN 00.04.12.0 through LN 00.04.19.0) (Sheet 8)




Figure 10-15. Module Switching Data Flow Diagram (LN 00.04.20.0 through LN 00.04.27.0) (Sheet 1 of 8)




Figure 10-15. Module Switching Data Flow Diagram (LN 00.04.20.0 through LN 00.04.27.0) (Sheet 2)




Figure 10-15. Module Switching Data Flow Diagram (LN 00.04.20.0 through LN 00.04.27.0) (Sheet 3)




Figure 10-15. Module Switching Data Flow Diagram (LN 00.04.20.0 through LN 00.04.27.0) (Sheet 4)




Figure 10-15. Module Switching Data Flow Diagram (LN 00.04.20.0 through LN 00.04.27.0) (Sheet 5)





Figure 10-15. Module Switching Data Flow Diagram (LN 00.04.20.0 through LN 00.04.27.0) (Sheet 6)





REVISIONS				
NO.	DESCRIPTION	DATE	BY	APPROVAL
1	REDRAWN WITH CHANGE	2/24	C. SWETICH	

NOTE  
 X ALL CONTACTS SHOWN IN THE NORMALLY CLOSED POSITION

REFERENCE  
 DRAWING

LN 00.04.26.0

QTY	REQD	DESCRIPTION	IDENTIFICATION NO.	REVISION	DATE	BY	APPROVAL

INTERNATIONAL BUSINESS MACHINES CORP.		FEDERAL SYSTEMS DIVISION	
NEW YORK, N. Y.			
DATA FLOW DIAGRAM - LYDCME			
MODULE SWITCHING			
DATE	BY	APPROVAL	CODE
			6900001

Figure 10-15. Module Switching Data Flow Diagram (LN 00.04.20.0 through LN 00.04.27.0) (Sheet 7)





Figure 10-15. Module Switching Data Flow Diagram (LN 00.04.20.0 through LN 00.04.27.0) (Sheet 8)



REFERENCE DRAWING LN 00.04.28.0

QTY REQD	SYM	DESCRIPTION	PART OR IDENTIFYING NO	SPECIFICATION	MATERIAL OR NOTES	CONV	ITEM
LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CONNECTIONS ARE TO BE MADE AT THE POINTS INDICATED BY THE DOTTED LINES. ALL CONNECTIONS AND POINTS OF BREAK SHOULD BE IDENTIFIED BY THE DRAWING ENGINEER.							
INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION NEW YORK 22, N. Y.							
DATA FLOW DIAGRAM - LVDCME TAPE READER AND SPOOLER CABLING						DRAWN BY: <i>[Signature]</i> CHECKED BY: <i>[Signature]</i> DATE: 12-4-62 SHEET NO: <b>F</b> 6900001	

Figure 10-16. Tape Reader and Tape Spooler Cabling Data Flow Diagram (LN 00.04.28.0)




Figure 10-17. Power Cable (AU Cable) Data Flow Diagram (LN 00.04.29.0)




Figure 10-18. Signal Cable (AT, N, AR, AS and AM Cables) Data Flow Diagram (LN 00.04.30.0 through LN 00.04.34.0) (Sheet 1 of 5)




Figure 10-18. Signal Cable (AT, N, AR, AS and AM Cables) Data Flow Diagram (LN 00.04.30.0 through LN 00.04.34.0) (Sheet 2)




Figure 10-18. Signal Cable (AT, N, AR, AS and AM Cables) Data Flow Diagram (LN 00.04.30.0 through LN 00.04.34.0) (Sheet 3)




Figure 10-18. Signal Cable (AT, N, AR, AS and AM Cables) Data Flow Diagram (LN 00.04.30.0 through LN 00.04.34.0) (Sheet 4)






Figure 10-18. Signal Cable (AT, N, AR, AS and AM Cables) Data Flow Diagram (LN 00.04.30.0 through LN 00.04.34.0) (Sheet 5)






Figure 10-20. Signal Cable (C', D', E' and AW Cables) Data Flow Diagram (LN 00.04.36.0 through LN 00.04.39.0) (Sheet 1 of 4)




Figure 10-20. Signal Cable (C', D', E' and AW Cables) Data Flow Diagram (LN 00.04.36.0 through LN 00.04.39.0) (Sheet 2)





Figure 10-20. Signal Cable (C', D', E' and AW Cables) Data Flow Diagram (LN 00.04.36.0 through LN 00.04.39.0) (Sheet 3)






REFERENCE DRAWING

LN 00 04.40.0

QTY	SYM	DESCRIPTION	PART NO	SPECIFICATION	MATERIAL	UNIT
LIST OF MATERIAL OR PARTS LIST						
INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION NEW YORK 27, N. Y.						
DRAWN BY: <i>[Signature]</i>						
CHECKED BY: <i>[Signature]</i>						
DESIGNED BY: <i>[Signature]</i>						
DRAWING OFFICE: <i>[Signature]</i>						
TITLE: DATA FLOW DIAGRAM - LVDCME						
FRAME 02						
PANEL A1						
DRAWING NO: 6900001						
SCALE: 1" = 1"						
SHEET 02						

Figure 10-21. Memory Loader and Data Display Panel (02A1, Pushbutton/lamps IM1, IM2, IM3 and S/D) Data Flow Diagram (LN 00.04.40.0)



NOTES:  
 X THIS CABLE IS USED IN FULL ASTEC ONLY.  
 XI THERE IS NO ACME SELF-CHECK CONNECTOR FOR THIS CABLE.  
 XII IN ACME, ALL COAX SHIELDS ARE GROUNDED AT THE PADDLE CARD.  
 XIII IN THE ADAPT I/O THESE LINES ARE EACH CONNECTED TO -12 VOLTS THRU A 1.6KΩ RESISTOR.


QTY REQD	UNIT	DESCRIPTION OR IDENTIFYING NO	SPECIFICATION	MATERIAL OR PART NO	QTY REQD
LIST OF MATERIAL OR PARTS LIST					
DESIGNED BY: <i>[Signature]</i>		CHECKED BY: <i>[Signature]</i>		DATE: <i>[Date]</i>	
DRAWN BY: <i>[Signature]</i>		APPROVED BY: <i>[Signature]</i>		DATE: <i>[Date]</i>	
MATERIAL: <i>[Blank]</i>		DESIGNATION: <i>[Blank]</i>		SCALE: <i>[Blank]</i>	
SPEC. NO.:		CASE NO.:		DRAWING NO.:	
APPLICABLE ISM SPEC.:		CHECK BLOCK (2) IF APPLICABLE:		6900001	

REFERENCE DRAWING  
 LN 00.04.41.0

Figure 10-22. Signal Cable (AX, BC' and AV Cables) Data Flow Diagram (LN 00.04.41.0 through LN 00.04.43.0) (Sheet 1 of 3)







NOTES:  
 I IN ACME, ALL TWISTED PAIR SIGNAL RETURN CONDUCTORS ARE GROUNDED AT THE PADDLE CARD.  
 II THERE IS NO ACME SELF-CHECK CONNECTOR FOR THIS CABLE

REFERENCE DRAWING

LN 00.04.43.0

QTY REQD	SYM	DESCRIPTION	UNIT	MATERIAL	ENG. ITEM

<input type="checkbox"/> ONLY THE ITEMS LISTED ON THIS DRAWING AND IDENTIFIED BY VENDOR NAME, ADDRESS, AND PART NUMBER(S) HAVE BEEN TESTED AND APPROVED BY IBM FOR USE IN THIS EQUIPMENT.		DESIGNED: <i>J. Hamilton</i> DATE: <i>1/24/64</i>
<input type="checkbox"/> COMMERCIAL PRODUCT MUST BE EQUAL TO AND COMPLETELY INTERCHANGEABLE WITH SOURCE OF SUPPLY.		DESIGN CHECK: <i>[Signature]</i> DATE: <i>1/24/64</i>
DESIGN APPROVAL: <i>[Signature]</i> DATE: <i>1/24/64</i>		INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION NEW YORK, N.Y.
CODE IDENT. NO.: <b>6940</b>		DRAWING NO.: <b>6900001</b>
SCALE: NONE		SHEET: 43

Figure 10-22. Signal Cable (AX, BC' and AV Cables) Data Flow Diagram (LN 00.04.41.0 through LN 00.04.43.0) (Sheet 3)





Figure 10-23. Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0) (Sheet 1 of 9)







9020J17  
(02A3J17)  
FOR SELF-CHECK  
OF N CABLE  
NOTE II


REFERENCE DRAWING

NOTES:  
 I IN ACME ALL COAX SHIELDS ARE GROUNDED AT THE PADDLE CARD.  
 II FOR NORMAL USAGE SEE LN 00.04.31.0

LN 00.04.47.0

QTY	SYM	DESCRIPTION	PART NO	SPECIFICATION	NATIONAL	COM	ITEM
REQD	NO	OR DESCRIPTION	IDENTIFIED BY		OR NOTES		NO
LIST OF MATERIAL OR PARTS LIST							
<input type="checkbox"/> ONLY THE ITEMS LISTED IN THIS DRAWING AND IDENTIFIED BY DRAWING SYMBOLS, DIMENSIONS, AND PART NUMBERS HAVE BEEN TESTED AND APPROVED BY IBM FOR USE IN THIS PROJECT. A SUBSTITUTE ITEM SHALL NOT BE USED WITHOUT PRIOR TESTING AND APPROVAL BY IBM.		<input type="checkbox"/> COMMERCIAL PRODUCT MUST BE EQUAL TO AND COMPLETELY INTERCHANGEABLE WITH IBM SOURCE OF SUPPLY.		IDENT. OF IBM VENDOR ITEM SEE SPEC OR SOURCE CONF DWS 4-107 CITY DESIGNED BY: <i>[Signature]</i> DATE: <i>[Date]</i> DESIGN CHECK BY: <i>[Signature]</i> DRAWN BY: <i>[Signature]</i> DRAWING CHECK BY: <i>[Signature]</i>		INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION 900 MADISON AVE. NEW YORK, N.Y.	
SPEC NUMBER: <i>[Blank]</i> NOTE APPLIED TO: <i>[Blank]</i> APPLICABLE IBM SPEC: <i>[Blank]</i>		CHECK BLOCK <input checked="" type="checkbox"/> IF APPLICABLE		CODE IDENT NO: 03640 SCALE: NONE		DRAWING NO: 6900001 SHEET: 47	

Figure 10-23. Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0) (Sheet 4)



REFERENCE DRAWING

- NOTES:  
 I IN ACME, ALL SHIELDS ARE GROUNDED AT THE PADDLE CARD.  
 XI FOR NORMAL USAGE SEE LN 00.04.33.0

LN 00.04.48.0

QTY REQ	QTY DEL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO	SPECIFICATION	MATERIAL OR NOTES	CONTRACT NO	ITEM NO
LIST OF MATERIAL OR PARTS IS:							
		IDENTIFY ITEM BY VENDOR ITEM NO. SPEC OR SOURCE CONT. THIS IS REQUIRED BY:		DESIGNED BY	DATE	INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION NEW YORK, N.Y.	
		ALL DIMENSIONS AND TOLERANCES ARE TO UNLESS OTHERWISE SPECIFIED.		DESIGNED BY	DATE	TITLE	
		ALL DIMENSIONS AND TOLERANCES ARE TO UNLESS OTHERWISE SPECIFIED.		DESIGNED BY	DATE	DATA FLOW DIAGRAM - LVDCME SIGNAL CABLE, SELF-CHECK (AS CABLE)	
		COMMERCIAL PRODUCTS MUST BE IDENTICAL AND COMPLETELY INTERCHANGEABLE WITH THE SOURCE OF SUPPLY.		DESIGNED BY	DATE	CODE IDENT NO	
		CHECK BLOCK IF APPLICABLE		DESIGNED BY	DATE	SIZE	
				DESIGNED BY	DATE	DRAWING NO.	
				DESIGNED BY	DATE	03640 F 6900001	
				DESIGNED BY	DATE	SCALE NONE	
				DESIGNED BY	DATE	SHEET 4 OF 5	

Figure 10-23. Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0) (Sheet 5)





SOURCE OF SUPPLY				REVISIONS	
VENDOR	VENDOR ADDRESS	VENDOR CODE	VENDOR CAT. OR P.O.	DATE	DESCRIPTION
				05.03.17.1	REDRAWN WITH CHANGE RPA4

LETTER	DESCRIPTION	DATE
F	TESPG (NOT USED)	
G	TESPG (NOT USED)	
H	SCDISCR_OUT_1 05.03.16.1	
J	SCDISCR_OUT_2 05.03.16.1	
K	SCDISCR_OUT_3 05.03.16.1	
L	SCDISCR_OUT_4 05.03.16.1	
M	SCDISCR_OUT_5 05.03.16.1	
N	SCDISCR_OUT_6 05.03.16.1	
P	SCG5 05.03.17.1	
R	SCPB 05.03.17.1	
S	SCWN 05.03.17.1	
T	SCINIRPT_1 05.03.17.1	
V	SCINIRPT_2 05.03.17.1	
W	SCINIRPT_3 (NOT USED)	
X	SCINIRPT_4 (NOT USED)	
Y	SCINIRPT_5 (NOT USED)	
Z	SCINIRPT_6 05.03.17.1	
AA	SCINIRPT_7 05.03.17.1	
BB	SCINIRPT_8 (NOT USED)	
CC	SCINIRPT_9 05.03.17.1	
DD	SCINIRPT_10 05.03.17.1	
EE	SCINIRPT_11 05.03.17.1	
FF	SCINIRPT_12 05.03.17.1	
GG	SCINIRPT_13 05.03.17.1	
HH	SCINIRPT_14 05.03.17.1	
II	SCINIRPT_15 (NOT USED)	
MM	CHASSIS (NOT USED)	

9020J27  
FOR SELF-CHECK  
OF E' CABLE  
NOTE XI

NOTES:  
 XI IN ACME. ALL TWISTED PAIR SIGNAL RETURN CONDUCTORS ARE GROUNDED AT THE PADDLE CARD.  
 XII FOR NORMAL USACE SEE LN 00.04.38.0

REFERENCE DRAWING  
LN 00.04.50.0

QTY REQD	REV	DESCRIPTION	PART OR IDENTIFYING NO	SPECIFICATION	MATERIAL OR STYLE	DATE	ITEM
		LIST OF MATERIAL OR PARTS LIST					
		INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION NEW YORK, N.Y.					
		TITLE: DATA FLOW DIAGRAM - LVDCME SIGNAL CABLE SELF-CHECK (E' CABLE)					
		DESIGNED	DATE	DRAWING CHECK			
		DESIGNED APPROVAL	DATE	SCALE NONE			
				03640	F	6900001	SHEET 50

Figure 10-23. Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0) (Sheet 7)

510	509	508	507	506	505	504	503	502	501
				SOURCE OF SUPPLY			REVISIONS		
				VENDOR	VENDOR ADDRESS	VENDOR CODE	VENDOR CAT. OR P.N.	REV. NO.	DATE
								DESCRIPTION	APPROVAL
								B 5112-4	REDRAWN WITH CHANGE R 2/24/64
				6900001					

D	E	F	G	H	J	K	L	M	N	P	S	T	U	V	W	X	Y	Z	AA	BB	CC	DD	EE	FF	GG	HH	JJ	KK	LL	MM	PP	
P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P
TERSPG	TERSPG	SC-C10_062	SC-C10_065	SC-C10_066	SC-C10_071	SC-C10_072	SC-C10_075	SC-C10_076	SC-C10_101	SC-C10_102	SC-C10_105	SC-C10_106	SC-C10_111	SC-C10_112	SC-C10_115	SC-C10_116	SC-C10_121	SC-C10_122	SC-C10_123	SC-C10_125	SC-C10_131	SC-C10_132	SC-C10_135	SC-C10_136	SC-C10_141	SC-C10_142	SC-C10_145	SC-C10_151	CHASSIS	CHASSIS	CHASSIS	CHASSIS
(NOT USED)	(NOT USED)	05.03.15.1	(NOT USED)	05.03.15.1	(NOT USED)	05.03.15.1	(NOT USED)	05.03.15.1	(NOT USED)	05.03.15.1	(NOT USED)	05.03.15.1	(NOT USED)	05.03.15.1	(NOT USED)	05.03.15.1	(NOT USED)	(NOT USED)	(NOT USED)	05.03.16.1	(NOT USED)	(NOT USED)	05.03.16.1	(NOT USED)	05.03.16.1	(NOT USED)	(NOT USED)	(NOT USED)	(NOT USED)	(NOT USED)	(NOT USED)	(NOT USED)


S020J26  
FOR SELF-CHECK  
OF D' CABLE  
NOTE XI

NOTES:  
 XI IN ACME. ALL TWISTED PAIR SIGNAL RETURN CONDUCTORS ARE GROUNDED AT THE PADDLE CARD.  
 XII FOR NORMAL USAGE SEE LN 00.04.37.0

REFERENCE DRAWING  
LN 00.04.51.0

QTY REQD	REV. NO.	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	UNIT WEIGHT	UNIT PRICE
LIST OF MATERIAL OR PARTS LIST							
		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION NEW YORK, N. Y.			
		CHECKED	DATE	SEE DRAWING SHEET			
		DESIGN CHECK	DATE	DATA FLOW DIAGRAM - LVDCME SIGNAL CABLE SELF-CHECK (D' CABLE)			
		DRAWING CHECK	DATE				
		DESIGN APPROVAL	DATE	CLAS. IDENT. NO.	SIZE	DRAWING NO.	
		DATE	DATE	03640	F	6900001	
				SCALE	BY	SHEET 5	

Figure 10-23. Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0) (Sheet 8)



9020 J25  
FOR SELF-CHECK  
OF C' CABLE  
NOTE XI


NOTES:  
 XI IN ACME ALL TWISTED PAIR SIGNAL RETURN CONDUCTORS ARE GROUNDED AT THE PADDLE CARD.  
 XII FOR NORMAL USAGE SEE LN 00.04.36.0

REFERENCE DRAWING

LN 00.04.52.C

QTY	SYM	DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	ENGR	DATE
LIST OF MATERIAL OR PARTS LIST							
IDENT OF SYM - VENDOR ITEM SEE SPEC. OR SOURCE EDIT DWS R-REV QTY		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP. GENERAL SYSTEMS DIVISION NEW YORK, N.Y.			
ALL DIMENSIONS AND TOLERANCES ARE TO UNLESS OTHERWISE SPECIFIED		DESIGN CHECK	DATE	ADD REVISIONS HERE			
A SUBSTITUTED ITEM SHALL NOT BE USED WITHOUT PRIOR TESTING AND APPROVAL BY IBM		DRAWN	DATE	DATA FLOW DIAGRAM - LVDCME SIGNAL CABLE SELF-CHECK (C' CABLE)			
COMMERCIAL PRODUCTS MUST BE EQUAL TO AND COMPLETELY INTERCHANGEABLE WITH CABLE SOURCE OF SUPPLY		DRAWING CHECK	DATE	CODE IDENT NO. 22640 F 6900001			
SPEC NUMBER		DESIGN APPROVAL	DATE	DRAWING NO.			
APPLICABLE TO		DATE	DATE	SHEET 52			

Figure 10-23. Signal Cable (AM, AR, AT, N, AS, BC', E', D', and C' Cables) Self Check Data Flow Diagram (LN 00.04.44.0 through 00.04.52.0) (Sheet 9)



REV	ISSUE NOTICE	DESCRIPTION	DATE	CHK	APPROVAL
A	66112-NC	REDRAWN WITH CHANGE	3/66		C. S. T. P.

6900001

REFERENCE DRAWING

LN 00.04.53.0

QTY REQD	REV	DESCRIPTION	PART OR IDENTIFYING NO	SPECIFICATION	MATERIAL OR NOTE	CODE	ITEM NO
LIST OF MATERIAL OR PARTS LIST							
IDENT. OF SYM. VENDOR ITEM SEE SPEC. OF SOURCE LIST FOR PART NO. QTY DESIGNED BY: <i>C. S. T. P.</i> CHECKED BY: <i>C. S. T. P.</i> DATE: <i>3/66</i> TITLE: DATA FLOW DIAGRAM LYDCME CABLE DRAWING SIMPLEX BB#2 (AT CABLE) CODE IDENT NO: 6900001 SCALE: 1" = 1"							

Figure 10-24. Signal (Simplex Computer BB #2) Cable (AT, N, AR, AS, and AM Cables) Data Flow Diagram (LN 00.04.53.0 through LN 00.04.57.0) (Sheet 1 of 5)





Figure 10-24. Signal (Simplex Computer BB #2) Cable (AT, N, AR, AS, and AM Cables) Data Flow Diagram (LN 00.04.53.0 through LN 00.04.57.0) (Sheet 2)



6900001

REVISIONS			
REV	NO	DATE	APPROVAL
1	061174		REDRAWN WITH CHANGE

REFERENCE DRAWING

LN 00.04.55.0

LIST OF MATERIAL OR PARTS LIST													
QTY	SYM												
REQD	NO												
<table border="1"> <tr> <td>DESIGNED BY</td> <td>DATE</td> <td>DESIGNED BY</td> <td>DATE</td> </tr> <tr> <td>CHECKED BY</td> <td>DATE</td> <td>CHECKED BY</td> <td>DATE</td> </tr> <tr> <td>APPROVED BY</td> <td>DATE</td> <td>APPROVED BY</td> <td>DATE</td> </tr> </table>		DESIGNED BY	DATE	DESIGNED BY	DATE	CHECKED BY	DATE	CHECKED BY	DATE	APPROVED BY	DATE	APPROVED BY	DATE
DESIGNED BY	DATE	DESIGNED BY	DATE										
CHECKED BY	DATE	CHECKED BY	DATE										
APPROVED BY	DATE	APPROVED BY	DATE										
<table border="1"> <tr> <td>CONTRACT NO.</td> <td>63045</td> <td>SCALE</td> <td>1/2" = 1"</td> </tr> <tr> <td>DATE</td> <td></td> <td>SHEET</td> <td>5</td> </tr> </table>		CONTRACT NO.	63045	SCALE	1/2" = 1"	DATE		SHEET	5				
CONTRACT NO.	63045	SCALE	1/2" = 1"										
DATE		SHEET	5										

Figure 10-24. Signal (Simplex Computer BB #2) Cable (AT, N, AR, AS, and AM Cables) Data Flow Diagram (LN 00.04.53.0 through LN 00.04.57.0) (Sheet 3)




Figure 10-24. Signal (Simplex Computer BB #2)  
Cable (AT, N, AR, AS, and AM Cables) Data  
Flow Diagram (LN 00.04.53.0 through LN  
00.04.57.0) (Sheet 4)




Figure 10-24. Signal (Simplex Computer BB #2) Cable (AT, N, AR, AS, and AM Cables) Data Flow Diagram (LN 00.04.53.0 through LN 00.04.57.0) (Sheet 5)






Figure 10-25. Relay Circuits Locations Data Flow Diagram (LN 00.04.58.0)




Figure 10-26. Relays on SMS Cards Data Flow Diagram (LN 04.00.01.0)




Figure 10-27. History Delay Lines Data Flow Diagram (LN 04.00.02.0)




Figure 10-28. Lamp Test Circuitry Data Flow Diagram (LN 04.00.18.0 and LN 04.00.19.0) (Sheet 1 of 2)





Figure 10-28. Lamp Test Circuitry Data Flow Diagram (LN 04.00.18.0 and LN 04.00.19.0) (Sheet 2)



REVISIONS			
REV	DATE	DESCRIPTION	APPROVAL
B	4.11.74	REDRAWN WITH CHANGE	C. SMITH

NOTE:  
X ALL BLOCKS REPRESENT ONE COMPLETE SMS CARD.

REFERENCE DRAWING LN04.00.20.0

QTY REQD	SYM	DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	DATE	UNIT	
		LIST OF MATERIAL OR PARTS LIST					
UNLESS NOTED OTHERWISE, ALL DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED. DIMENSIONS IN PARENTHESIS ARE TO CENTER UNLESS OTHERWISE SPECIFIED. DIMENSIONS IN SQUARES ARE TO CENTER UNLESS OTHERWISE SPECIFIED.							
DESIGNED BY: <i>[Signature]</i>							
CHECKED BY: <i>[Signature]</i>							
DATE: 10/16/74							
DRAWING NO: 690001							
SCALE: NONE							
SHEET 23							

Figure 10-29. Input Signals To Diode Cards Data Flow Diagram (LN 04.00.20.0)

SOURCE OF SUPPLY			
VENDOR	VENDOR ADDRESS	VENDOR CODE	VENDOR CAT. OR P.N.

REVISIONS				
REV	DESCRIPTION	DATE	CHK	APPROVAL
66112-MP	RELEASE	R 8/17/64		C. S. McCreary
A 66422-PM	SEE ENGRG NOTICE	7/1/64		DANNIS

- SYMBOL INDEX**
- |                        |                 |                              |
|------------------------|-----------------|------------------------------|
| 1. AND                 | 12. Latch L1    | 23. OR-Inverter              |
| 2. AND-Inverter        | 13. Latch L2    | 24. Power Driver             |
| 3. AND-OR-Inverter     | 14. Latch L3    | 25. Relay Driver             |
| 4. Clock Driver        | 15. Latch L4    | 26. Single Shot (Dual Input) |
| 5. Detector            | 16. Latch L5    | 27. Single Shot (Tri-Input)  |
| 6. Delay               | 17. Latch L6    | 28. Translator               |
| 7. Delay Clock Monitor | 18. Latch L7    | 29. Translator Inverter      |
| 8. Delay Line Monitor  | 19. Latch L8    | 30. Tratch                   |
| 9. Driver Terminator   | 20. Lamp Driver | 31. Trigger 1                |
| 10. Inverter           | 21. Line Driver | 32. Trigger 2                |
| 11. Inverter-Or        | 22. Oscillator  |                              |

**SYMBOL DEFINITIONS**

**NOTE**  
A logic "one" is a -6VDC (or -12VDC) level and a logic "zero" is a 0VDC level unless otherwise noted.

INDEX NO.	SYMBOL	NAME	DESCRIPTION
1.		AND	When all inputs are "1", the output is a "1". If any input is a "0", the output is a "0".
2.		AND-INVERTER	When all inputs are "1", the output is a "0". If any input is a "0", the output is a "1".
3.		AND-OR-INVERTER	Inputs - outputs are the same as an And-Invert. The output transistor allows the outputs of several And-Or-Inverters to be connected (ANDed) together. A "0" output of any AO of an "ANDed" group of AOs will form a "0" output from the group.
4.		CLOCK DRIVER	Level shifter—a "1" input (low positive voltage) produces a "1" (+6VDC) output. A "0" input (low negative voltage) produces a "0" (0VDC) output.
5.		DETECTOR	The Detector is driven by a Delay Line. A "1" input to the Delay Line causes the Detector normally "1" output to become a "0".
6.		DELAY	This circuit delays only the positive transition of its input; A delay occurs only when the input changes from a "1" (-6VDC) to a "0" (0 VDC). The nominal delay duration is indicated above the symbol. A "1" input causes a "1" output.
7.		DELAY CLOCK MONITOR	This circuit monitors delay line clock pulses; its normal output is a "0". If the input level does not change from a "0" to a "1" or from a "1" to a "0" during a time of 400 NSEC, the output level is forced to a "1" at the end of the 400NSEC period.
8.		DELAY LINE DRIVER	A "1" at either input causes a pulse to be emitted at both outputs. The output pulses are tapped from a resistor divider network.
9.		DRIVER TERMINATOR	Signal shaper, inverter and low impedance matching device.
10.		INVERTER	A "1" input will result in a "0" output and vice-versa.
11.		INVERTER-OR	Input-output same as Inverter. The output transistor allows the outputs of several Inverter-Ors to be connected (ANDed) together; a "0" output of any IO of an "ANDed" group of IOs will force a "0" output from the group.

**SYMBOL DEFINITIONS (Cont)**

INDEX NO.	SYMBOL	NAME	DESCRIPTION
12.		LATCH 1	
13.		LATCH 2	
14.		LATCH 3	
15.		LATCH 4	
16.		LATCH 5	

The "one-drive" inputs ("1" set and "1" reset) are normally "0"s and the "zero-drive" inputs ("0" set and "0" reset) are normally "1"s. The set and reset outputs are complementary: a "0" at the "0" set input or a "1" at the "1" set input will cause the set output to become a "1" and the reset output to become a "0". The outputs will remain in this condition even after the input conditioning level is removed. A "0" at the "0" reset input or a "1" at the "1" reset input will cause the reset output to become a "1" and the set output to become a "0".

Asterisk inputs are grounded if no input signal is shown. See Latch 1.

**SYMBOL DEFINITIONS (Cont)**

INDEX NO.	SYMBOL	NAME	DESCRIPTION
17.		LATCH 6	
18.		LATCH 7	See Latch 1. 
19.		LATCH 8	See Latch 1. 
20.		LAMP DRIVER	A "1" input causes the LAMP DRIVER to turn on its associated indicator lamp; a "0" input causes the LAMP DRIVER to turn off its associated indicator lamp.
21.		LINE DRIVER	Signal driver and low impedance matching device. No inversion.
22.		OSCILLATOR	Generates a square wave signal (0VDC to -6VDC) which switches at a 2.048 MC rate.
23.		OR-INVERTER	When all inputs are "0", the output is a "1". If any input is a "1", the output is a "0". The outputs of several Or-Inverts can be connected together.

**REFERENCE DRAWING**

QTY REQD	SYM-BOL	ABBREVIATION OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	UNIT	ITEM NO.

DESIGNED		DATE		INTERNATIONAL BUSINESS MACHINES CORP.	
DESIGN CHECK	7/1/64	800 MADISON AVE.	NEW YORK, N. Y.	FEDERAL SYSTEMS DIVISION	
TITLE		LOGIC DIAGRAM, LAUNCH VEHICLE DIGITAL COMPUTER MANUAL EXERCIZER (LVDC-ME) - SYMBOL DEFINITIONS			
SCALE	1:1	CODE IDENT NO.	SIZE	DRAWING NO.	
		350 10	F	6902020	
SCALE, IN. VC		DT		SHEET 1 OF 51	

Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 1 of 51)

SOURCE OF SUPPLY		
VENDOR	VENDOR ADDRESS	VENDOR CODE

6902020

REVISIONS				
BY	DATE	CHK	APPROVAL	DESCRIPTION
GG/CM/MP	9/1/74	R	C SHATTUCK	RELEASE
A 66/2/AM			WARR	SEE ENGRG NOTICE

SYMBOL DEFINITIONS (Cont)

INDEX NO.	SYMBOL	NAME	DESCRIPTION						
23.		POWER DRIVER	Signal shaper and driver—a "1" input causes a "1" output and vice-versa.						
24.		RELAY DRIVER	<table border="1"> <thead> <tr> <th>Input</th> <th>Output</th> </tr> </thead> <tbody> <tr> <td>"1"</td> <td>OVDC</td> </tr> <tr> <td>"0"</td> <td>-26.5VDC</td> </tr> </tbody> </table>	Input	Output	"1"	OVDC	"0"	-26.5VDC
Input	Output								
"1"	OVDC								
"0"	-26.5VDC								
25.		SINGLE SHOT	A negative going transition triggers the negative square wave output. The output is fed back to hold the signal shot on for the duration of the pulse. The pulse duration is shown above the symbol.						
26.		SINGLE SHOT	Any or all three inputs may be connected. An unconnected input (indicated by the absence of an input) is effectively a "1" input. All inputs must equal "1" to trigger the single shot. The negative going transition of the last input to become a "1" triggers the single shot. The duration of the negative square wave output is shown above the symbol.						
27.		TRANSLATOR	The TRANSLATOR circuits are level shifters that convert the negative logic levels used in the LVDCME to the positive logic levels used in the computer and LVDCME self-check circuitry. Inversion does not occur; a "1" input causes a "1" output, and a "0" input causes a "0" output.						
28.		TRANSLATOR-INVERTER	The TRANSLATOR-INVERTER circuits perform both level shifting and inversion. These circuits convert the positive logic levels used in the computer and LVDCME self-check circuitry to the negative logic levels used in the LVDCME logic. A "1" input causes a "0" output, and a "0" input causes a "1" output.						
29.		TRATCH	Only one input is a "0" and only one output is a "0" at any one time.						
30.		TRIGGER 1	The trigger is set (set output="1" and reset output="0") when input A is a "0" and input B goes from a "1" to a "0". The trigger is reset (set output="0" and reset output="1") when input D is a "0" and input C goes from a "1" to a "0". (The omission of the "1" set and "1" reset inputs indicates that these lines are grounded.)						
31.		TRIGGER 2	The trigger is set (set output="1" and reset output="0") when input A is a "0" and input B goes from a "1" to a "0". The trigger is reset (set output="0" and reset output="1") when input C is a "0" and input B goes from a "1" to a "0". (The omission of the "1" set and "1" reset inputs indicates that these lines are grounded.)						

NOTES:

- Abbreviations of signal names are defined in 6900008, Symbol Definitions and Signal Abbreviations for the ACME. Listing of additional abbreviations are:
  - USEC    microsecond
  - NSEC    nanosecond
  - MC       megacycles
- The numbers listed in tabular INPUTS and OUTPUTS columns are sheet number locations of signal origin and destinations.
- All logic blocks are defined on sheets 1 and 2.

REFERENCE DRAWING

QTY REQD	SYM NO	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE	ITEM NO
LIST OF MATERIAL OR PARTS LIST							
IDENT. OF SYM. VENDOR ITEM SEE SPEC OR SOURCE CONT DWG & REV QTY		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION			
ALL DIMENSIONS AND TOLERANCES SHALL TO FINISHED SURF UNLESS OTHERWISE SPECIFIED. DIMENSIONS SHALL BE IN UNLESS TOLERANCE IS PLACED IN SQUARE DECIMALS ANGLES		DESIGN CHECK	7/27/74	330 MADISON AVE. NEW YORK, N.Y.			
COMMERCIAL PRODUCT MUST BE EQUAL TO AND COMPLETELY INTERCHANGEABLE WITH (SEE SOURCE OF SUPPLY)		DRAWN	6/4	TITLE			
APPLICABLE IBM SPEC		DRAWING CHECK		SYMBOL DEFINITIONS			
SPEC NUMBER	NOTE ITEM NO.	DESIGN APPROVAL	7/27/74	CODE IDENT NO	SIZE	DRAWING NO.	
				03640	F	6902020	
SCALE NONE		SHEET 2					

Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 2)






Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 3)





Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 4)




REVISIONS				
REV	DATE	DESCRIPTION	BY	APPROVAL
2	6/12/64	RELEASE	R 64/4	C SNETICH
1	6/12/64	SEE ENGRG NOTICE	M/M	D. AMALIS

REV	DATE	DESCRIPTION
05.01.47.1		
05.01.47.2		
05.01.48.1		
05.01.49.1		
05.01.50.1		
05.01.51.1		
05.01.52.1		
05.04.04.1		
05.04.05.1		

**REFERENCE DRAWING**

QTY	SYM	NOMENCLATURE	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL	COM	ITEM
REQD	BOL	OR DESCRIPTION			OR NOTES		NO.
LIST OF MATERIAL OR PARTS LIST							
IDENT. OF SYM. - VENDOR ITEM SPEC SPEC OR SOURCE CODE		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION 650 MADISON AVE. NEW YORK, N.Y.			
ALL DIMENSIONS AND TOLERANCES SHALL BE TO UNLESS OTHERWISE SPECIFIED		DESIGN CHECK	7/24/64	TITLE			
FIELD OPERATIONAL SPECIFICATIONS SHALL BE USED WITHOUT PRIOR TESTING AND APPROVAL BY IBM		APPROVED	MIDSTATE	CLOCK GENERATOR, COMPUTER CLOCK TRANSLATE, ERROR-CLOCK GENERATOR AND BUFFER OSC NOT ERROR			
COMMERCIAL PRODUCTS MUST BE EQUAL TO AND COMPLETELY INTERCHANGEABLE WITH USER SOURCE OF SUPPLY.		DRAWING CHECK		CODE IDENT NO. SIZE DRAWING NO.			
SPEC NUMBER		DESIGN APPROVAL		03640		F 6902020	
NOTE		DATE		SCALE		SHEET 5	
APPLIES TO		TEST					
APPLICABLE IBM SPEC		CHECK BLOCK					

Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 5)



**REFERENCE DRAWING**

REV.	DATE	BY	APPROVAL
A	7/24/64	R. B. KESTER	M. D. STATE

QTY	SYM	DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CON.	ITEM NO.
LIST OF MATERIAL OR PARTS LIST							

DESIGNER: R. B. KESTER DATE: 7/24/64 DRAWN: M. D. STATE CHECKED: [Signature] DATE: [ ]	INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION 350 MADISON AVE. NEW YORK, N. Y.	TITLE: CYCLE GENERATOR, DIN CONTROLS AND SERIAL PARITY CODE IDENT NO: 03640 SIZE: F DRAWING NO: 6902020 SCALE: NONE SHEET: 6	
--	--	---	--

Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 6)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 7)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 8)





Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 9)



**REFERENCE DRAWING**

QTY	SYM	NOMENCLATURE	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	DATE	BY
<b>LIST OF MATERIAL OR PARTS LIST</b>							
IDENT. OF SYM. - VENDOR ITEM SEE SPEC OR SOURCE CONT'D ON S-REF QTY ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCE ON 3 PLACES DECIMALS DECIMALS ANGLES COMMERCIAL PRODUCT MUST BE EQUAL TO AND COMPLETELY INTERCHANGEABLE WITH THIS SOURCE OF SUPPLY							
DESIGNED BY		DATE		<b>INTERNATIONAL BUSINESS MACHINES CORP.</b> <b>FEDERAL SYSTEMS DIVISION</b> <b>880 BARDISBAY AVE. NEW YORK, N.Y.</b>			
DRAWN BY		DATE		<b>TAPE READER REGISTER -</b> <b>BITS 23 THROUGH 25, OPERATION CODE BITS 1 THROUGH 4,</b> <b>OPERAND ADDRESS BITS 1 THROUGH 9 (DATA SECTOR 1)</b> <b>BITS 1 THROUGH 4, DATA MODULE BITS 1 THROUGH 3</b>			
CHECKED BY		DATE		CODE IDENT. NO. <b>6902020</b> SCALE <b>NONE</b>			
DESIGN APPROVAL		DATE		SHEET <b>10</b> OF <b>10</b>			

**REFERENCE AID PAGES**

05.00.33.1	
05.00.34.1	
05.00.35.1	
05.00.36.1	
05.00.37.1	
05.00.41.1	
05.00.42.1	

Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 10)






Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 11)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 12)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 13)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 14)





Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 15)







Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 17)



QTY	SYM	HOMECOMPLICATION	PART OR IDENTIFYING NO.	DESCRIPTION	DATE
LIST OF MATERIAL OR PARTS LIST					
INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION NEW YORK, N.Y.					
SECTION - SYLLABLE - MODULE BUFFER REGISTER AND CONTROLS (SSMBR AND CONTROLS)					
DRAWING APPROVAL: 7/24/64					
DRAWING NO. 6902020					

Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 18)






Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 19)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 20)




Figure 10-30. LVDCE Second Level Logic Diagrams (Sheet 21)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 22)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 23)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 24)




Figure 10-30. LVDCE Second Level Logic Diagrams (Sheet 25)





Figure 10-30. LVD CME Second Level Logic Diagrams (Sheet 26)





REFERENCE DRAWING

REFERENCE AID PAGES
05.01.13.1
05.01.14.1
05.01.20.1
05.01.21.1
05.01.22.1
05.01.23.1
05.01.24.1

QTY	SYM	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CMT	ITEM
LIST OF MATERIAL OR PARTS LIST							
IDENT. OF SYM. - VENDOR ITEM		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.			
SEE SPEC OR SOURCE CONT OWS		DESIGN CHECK	7/24	300 MADISON AVE. NEW YORK, N. Y.			
P-1000 017		APPROVED	7/24	FEDERAL SYSTEMS DIVISION			
ALL DIMENSIONS AND TOLERANCES		DRAWN	7-2-64	TITLE			
APPLY TO DIMENSIONS UNLESS		DATE		DATA DISPLAY REGISTER			
OTHERWISE SPECIFIED OTHERWISE		DESIGN APPROVAL		CODE IDENT NO			
USE SI UNITS UNLESS OTHERWISE		DATE		SIZE			
SPECIFIED OTHERWISE		APPROVED		DRAWING NO.			
PLACE DECIMALS IN PLACE		DATE		SCALE			
SPECIFIED OTHERWISE		APPROVED		WT			
APPLICABLE IBM SPEC		DATE		SHEET			
CHECK BLOCK IF APPLICABLE		DATE		27			

Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 27)




Figure 10-30. LVD CME Second Level Logic Diagrams (Sheet 28)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 29)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 30)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 31)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 32)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 33)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 34)








Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 35)







INPUTS	
SIGNAL	ORIGIN
ADM COMP	15

OUTPUTS	
SIGNAL	DESTINATION
SPD	26
SPOFF	26
SPON	26

SOURCE OF SUPPLY			
VENDOR	VENDOR ADDRESS	VENDOR CODE	VENDOR CAT. OR PN

REVISIONS				
REV	ENG/NOTICE	DESCRIPTION	DATE	APPROVAL
1	Y. H. CHEN	RELEASE	7/14/64	D. ANNIS
2	A. G. HIRSHY	SEE ENG/AG NOTICE	7/16/64	D. ANNIS

REFERENCE ALO PAGES
05.01.95.1
05.02.01.1
05.02.02.1
05.02.03.1
05.02.04.1
05.02.05.1

REFERENCE DRAWING

QTY	REV	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO	SPECIFICATION	MATERIAL OR NOTES	ITEM
LIST OF MATERIAL OR PARTS LIST						
INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION 350 MARSHALL AVE. NEW YORK, N.Y.						
TITLE: PAST HISTORY AND SPARE PROBES						
DRAWING CHECK: 7/15/64						
DESIGN APPROVAL: 7/14/64						
CODE IDENT NO: F						
DRAWING NO: 6902020						
SCALE: 1:1						
SHEET 38						

Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 38)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 39)







Figure 10-30. LVDCE Second Level Logic Diagrams (Sheet 41)



INPUTS	
SIGNAL	ORIGIN
ALL CH SET	41
C12	41
C13	41
C15	41

OUTPUTS	
SIGNAL	DESTINATION
ALL CH SEL	41
PTC USE SET	41
PTC USE SET	41

SOURCE OF SUPPLY			
VENDOR	VENDOR ADDRESS	VENDOR CODE	VENDOR CAT. OR P.N.
6902020			

REVISIONS			
SYN	ENGR	DATE	APPROVAL
6612 MP	RELEASE	R 8/24	F-SWE 7/27/64
A 6612 RPH	SEE ENGRG NOTICE	11/14	D. AMMS

REFERENCE A.L.D. PAGES
03.00.53.1
03.00.53.1
03.00.54.2

REFERENCE DRAWING

QTY	REQD	SW	HOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO	SPECIFICATION	MATERIAL OR NOTES	CODE	ITEM NO
LIST OF MATERIAL OR PARTS LIST									
IDENT. OF SYM. V-VENDOR ITEM				DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.			
SEE SPEC OR SOURCE CONT DWG				BY	7/24	FEDERAL SYSTEMS DIVISION			
ALL DIMENSIONS AND TOLERANCES				DRAWN	7/21/64	NEW YORK, N. Y.			
UNLESS OTHERWISE SPECIFIED				CHECKED		TITLE			
USE 3 PLACE DECIMALS ON				DATE		MODULE SWITCHING (CONT), PTC			
3 PLACE DECIMALS ON				APPROVED		CONTROLLED CHANNEL SWITCHING			
ELECTRICAL DIMENSIONS				DATE		CODE IDENT NO			
COMMERCIAL PRODUCT MUST				SCALE		SIZE			
BE EQUAL TO AND COMPLETELY				DEPTH		DRAWING NO.			
INTERCHANGEABLE WITH 1554				APPROVAL		6902020			
(SOURCE OF SUPPLY)				DATE		SHEET 42			
APPLICABLE IBM SPEC				CHECK BLOCK IS IF APPLICABLE					

Figure 10-30. LVD CME Second Level Logic Diagrams (Sheet 42)






Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 43)






Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 45)






Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 47)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 48)




Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 49)








Figure 10-30. LVDCME Second Level Logic Diagrams (Sheet 51)





Figure 10-31. Power Control Panel (01A1) Assembly Drawing



REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	APPROVAL
	66112AE	RELEASE	12-21-63	
A	66112BZ (1-1)	SEE ENGRG NOTICE	1-14-64	J. W. WOOD
B	66112EK (1-6)	SEE ENGRG NOTICE	1-30-64	J. W. WOOD
C	66112JG (1-9)	SEE ENGRG NOTICE	1-30-64	HAWAKA
D	66112KR (1-6)	CHG SWITCH, RELOC BKT	7-24-64	HAWAKA
E	66112NM (1-4)	CHG HARDWARE	8-3-64	EVANS

- NOTES
- I IBM GEN ASSY SPEC 6000003 APPLIES
  - II BLACK BAND DENOTES CATHODE END OF DIODE
  - III WIRE PER WIRING LIST 6901195, 6901190 & 6901196
  - IV IDENT. OF SYMBOLS
  - V VENDOR ITEM- SEE SPEC OR SOURCE CONT DWG
  - VI DIM. B IN TABLE I OF INDICATED DROP CABLES TO BE SPOT TIED. ACTUAL LACING TO BE DONE AT THE 6902021 LEVEL

QTY REQD	SYM	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
1	V	FASTENER	6079635				44
1		LOCK WASHER (6029221)	MS35336-81				43
1		(6035733)	MS35217-52				42
10		(6035709)	MS35216-25				41
2		(6035699)	MS24695C25				40
2		SCREW (6035702)	MS35216-16				39
1		BRACKET	6901139				38
1	V	CLAMP	6015453				37
1		HINGE	6901140				36
1		TRIM, TOP	6901138				35
1		TRIM, BOTTOM	6901137				34
1		TRIM, RIGHT SIDE	6901136				33
REF		WIRING LIST	6901196		NOTE III		32
REF		WIRING LIST	6901190				31
2		SCREW	6079431				30
REF		WIRING LIST	6901195		NOTE III		29
9		DIODE	492543			88560	27
52		LAMP	6078990				26
		SWITCH	6078699				25
			6078663				24
			6078662				23
			6078719				22
			6078704				21
			6078720				20
			6078725				19
			6078711				18
			6078700				17
			6078701				16
			6078702				15
			6078693				14
			6078707				13
			6078714				12
			6078721				11
			6078706				10
			6078713				9
			6078654				8
			6081263				7
			6078705				6
			6078712				5
4		TEST POINT (BLACK)	6015537				4
52	V	TEST POINT (RED)	6015339				3
44		SCREW, FL HD	6079432				2
		PANEL	6901109				1

REF	DES	FIND	NO
S1		5	
S2		6	
S3		7	
S4		8	
S5		9	
S6		10	
S7		11	
S8		12	
S9		13	
S10		14	
S11		15	
S12		16	
S13		17	
S14		18	
S15		19	
S16		20	
S17		21	
S18		22	
S19		23	
S20		24	
S21		25	

QTY REQD	SYM	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
2		SCREW (6081658)	MS24693C28				49
22		TERMINAL	6070930				48
4		NUT, LK (6072822)	NAS1291A06M				47
1		TERMINAL BOARD	6901113				46
56		WASHER	G147141				45

LIST OF MATERIAL OR PARTS LIST

UNLESS NOTED BREAK CORNERS OUTSIDE MIN MAX INSIDE MIN MAX ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PARTS UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCE ON 3 PLACE DECIMALS DECIMALS ANGLES


DESIGNED: Joe Hawaka DATE: 1/21/63  
 DESIGN CHECK: F. Conroy DATE: 1/21/63  
 DRAWN: Joe Hawaka DATE: 1/21/63  
 DRAWING CHECK:

INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION 690 MADISON AVE. NEW YORK 22, N. Y.

TITLE: PANEL, TAPE CONTROL 01A2

MATL: (A3)  
 HARD: (D)  
 CASE DEPTH: 12-1/2  
 DESIGN APPROVAL: W. S. Kiehl DATE: 1/21/63  
 CODE IDENT NO.: 03640 SIZE: D  
 SCALE: NONE WT: SHEET 1 OF 2

Figure 10-32. Tape Control Panel (01A2) Assembly Drawing (Sheet 1 of 2)



REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	APPROVAL
	66112AP	RELEASE	11/21/63	
A	66112BZ (1-4)	SEE ENGRG NOTICE	11/21/63	J.W. WOOD
B	66112EK (1-6)	SEE ENGRG NOTICE	11/21/63	J.E. WOOD
C	66112JG (1-9)	SEE ENGRG NOTICE	11/21/63	HAWAKA
D	66112KR (1-6)	CHG SWITCH RELOC BRT	11/21/63	HAWAKA
E	66112NM (1-4)	CHG HARDWARE	11/21/63	EVANS

TABLE I

FROM	TO PADDLE CARD A	TO PADDLE CARD B	TO PADDLE CARD C	DIMENSION (+.50 IN.)				
				A	B	C	D	E
01A2	01B1A1	01B2A2		61	12	24		
	01B1E1			71	22			
	01B1F4			81				
	01B2A1			60				
	01B2B2			66				
	01B2B4			67				
	01B3A1			69				
	01B3A2			69				
	01B3B3	01B2D5		71	15	33		
	01B3E3	01B1E3	01B2D2	79	24	50	13	21
	01B3F3			80				
	01B6F1			106				
	01B7F3			94				
	02B6B1			104				
	02B4F3			95				
	02B2F3			101				
	01B4D5			83				
	01B4A3			76				

QTY REQD	SYM BOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM IDENT NO.
LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CORNERS OUTSIDE MIN MAX INSIDE MIN MAX		DESIGNED <i>Joe Hawaka</i> DATE <i>4/29/63</i>		INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION 590 MADISON AVE. NEW YORK 22, N. Y.			
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART		DESIGN CHECK <i>F. Conner</i> DATE <i>4/14/63</i>		TITLE PANEL, TAPE CONTROL, 01A2			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCE ON 2 PLACE 3 PLACE DECIMALS DECIMALS ANGLES		DRAWN <i>Joe Hawaka</i> DATE <i>4/29/63</i>					
MATERIAL		DRAWING CHECK					
HARD CASE DEPTH		DESIGN APPROVAL <i>R. Joyce</i> DATE <i>4/21/63</i>		CODE IDENT NO. SIZE 03640 D		6901100	
SURF TREAT		<i>W. Skidmore</i> DATE <i>7/10/63</i>		SCALE		SHEET 2	

Figure 10-32. Tape Control Panel (01A2) Assembly Drawing (Sheet 2)




Figure 10-33. AC Power Gate (01B5) Assembly Drawing




Figure 10-34. Memory Loader and Data Display Panel (02A1) Assembly Drawing (Sheet 1 of 2)




Figure 10-34. Memory Loader and Data Display Panel (02A1) Assembly Drawing (Sheet 2)




Figure 10-35. Interface Exerciser Panel (02A2) Assembly Drawing (Sheet 1 of 2)






Figure 10-35. Interface Exerciser Panel (02A2)  
 Assembly Drawing (Sheet 2)




Figure 10-36. Control Panel (02A3) Assembly Drawing




Figure 10-37. Computer Power Sequence Relay Gate (02A8) Assembly Drawing

Gate Assembly	IBM Part Number	"LN" Number	Number of Sheets
01B1	6902975	01.01.00.0	3
01B2	6902976	01.02.00.0	3
01B3	6902977	01.03.00.0	2
01B4	6902978	01.04.00.0	2
01B6	6902979	01.06.00.0	2
01B7	6902980	01.07.00.0	2
02B1	6906981	02.01.00.0	2
02B2	6902982	02.02.00.0	3
02B3	6902983	02.03.00.0	3
02B4	6902984	02.04.00.0	3
02B5	6902985	02.05.00.0	2
02B6	6902986	02.06.00.0	2
02B7	6902987	02.07.00.0	3
02B8	6902988	02.08.00.0	2



Figure 10-38. LVDCME Circuit Card Location Charts

Gate Assembly	IBM Part Number	"LN" Number	Number of Sheets
01B1	6902969	01.01.00.0	5
01B2	6902970	01.02.00.0	5
01B3	6902971	01.03.00.0	4
01B4	6902972	01.04.00.0	6
01B6	6902973	01.06.00.0	5
01B7	6902974	01.07.00.0	5
02B1	6902989	02.01.00.0	4
02B2	6902990	02.02.00.0	4
02B3	6902991	02.03.00.0	4
02B4	6902992	02.04.00.0	5
02B5	6902993	02.05.00.0	4
02B6	6902994	02.06.00.0	4
02B7	6902997	02.07.00.0	3
02B8	6902998	02.08.00.0	1

Figure 10-39. LVDCME Edge Connector List

6901030 B

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	APPROVAL
	66112 BB	RELEASE	12-31-65	
A	6612CJ	(1-3) SEE ENGRG NOTICE	1/20/66	JE. WOOD
B	66115 JF	(1-2) COATED WIRING TO PREVENT CORROSION	1/10/66	JE. WOOD



- NOTES
- X IBM GEN ASSY SPEC 6000003 APPLIES
  - XI MIN ELECTRICAL CLEARANCE TO BE .018
  - XII COMPONENTS TO BE ASSEMBLED FLAT AGAINST THE BOARD AND/OR OTHER COMPONENTS
  - XIII COMPONENTS TO BE CENTERED BETWEEN HOLES WITHIN .06 INCHES
  - XIV LEADS TO BE MAINTAINED AXIAL WITH RESPECT TO COMPONENT BODY WHERE POSSIBLE
  - XV PARTMARK 6901030 ASSY PER IBM SPEC 6009974, COLOR BLACK
  - XVI JUMPER AND COMPONENT LEADS TO BE BENT FLAT AGAINST BOARD BEFORE SOLDERING
  - XVII BLACK BAND DENOTES CATHODE END OF DIODE
  - XVIII IDENTIFICATION OF SYMBOLS  
V-VENDOR ITEM-SEE SPEC OR SOURCE CONTROL DWG  
R-REF QTY
  - XIX MARK REVISION SYMBOL PER IBM SPEC 6009974 COLOR BLACK
  - XX RELAY MTG HOLES IN FLANGE MAY REQUIRE REAMING TO ACCEPT EYELET.
  - XXI ALL COPPER CONDUCTOR SURFACES SHALL BE TINNED WITH ITEM NO.2 OR THE CONDUCTOR (WIRING) SIDE OF THE CARD SHALL BE COATED WITH SEALANT ITEM NO.7. CONTACT AREA MUST BE KEPT FREE OFF SURFACE TREATMENT

REF DES	ITEM NO.
K2	4
K1	4
CR2	3
CR1	3

QTY REQD	SYM-BOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
	AR	V SEALANT	6075477				7
	16 IN. WR	SLEEVEING	6032850				6
	4	V EYELET	6027021				5
	2	V RELAY	6080231				4
	2	V DIODE	6018033				3
	AR	SOLDER (6032357)	Sn 60 AR	QQ-S-571			2
1		SMS CARD	6901017				1

LIST OF MATERIAL OR PARTS LIST

UNLESS NOTED BREAK CORNERS	DESIGNED BY	DATE	INTERNATIONAL BUSINESS MACHINES CORP.
OUTSIDE	V. E. Wood	7-18-65	FEDERAL SYSTEMS DIVISION
INSIDE			880 MADISON AVE. NEW YORK 22, N. Y.
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART	DESIGN CHECK		TITLE
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES	J. Cantello	11-11-65	PRINTED CIRCUIT BOARD ASSY-RELAY CARD
2 PLACE DECIMALS	DRAWN	V. E. Wood	
3 PLACE DECIMALS		7-18-65	
ANGLES	DRAWING CHECK		
MATL			
CONTRACT NO.	DESIGN APPROVAL	DATE	CODE IDENT NO. SIZE
		7-18-65	03640 D
			6901030
			SCALE 2/1 WT SHEET


Figure 10-40. Relay Card Printed Circuit Board Assembly (6901030)

6901330 A

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
	66112BC	RELEASE	11 2 58	
A	66112DB	(1-3) ADD NOTE X	12 10 64	EVANS

NOTES

- I IBM GENERAL ASSEMBLY SPECIFICATION 6000003 APPLIES
- II MIN ELECTRICAL CLEARANCE TO BE .018
- III COMPONENTS TO BE ASSEMBLED FLAT AGAINST THE BOARD AND/OR OTHER COMPONENTS
- IV COMPONENTS TO BE CENTERED BETWEEN HOLES WITHIN .06 INCHES
- V LEADS TO BE MAINTAINED AXIAL WITH RESPECT TO COMPONENT BODY WHERE POSSIBLE
- VI PARTMARK 6901330 ASSY PER IBM SPEC 6009974 COLOR BLACK
- VII JUMPER AND COMPONENT LEADS TO BE BENT FLAT AGAINST BOARD BEFORE DIP SOLDERING
- VIII BLACK BAND DENOTES CATHODE END OF DIODE
- IX IDENTIFICATION OF SYMBOLS  
V- VENDOR ITEM-SEE SPEC OR SOURCE CONTROL DWG  
R- REFERENCE QUANTITY
- X GREY BAND ON  $\text{\textcircled{C}}$  DENOTES ANODE SIDE OF DIODE



Q1 THRU Q8	8
R17 THRU R20	13
R13 THRU R16	12
R9 THRU R12	11
R5 THRU R8	10
R1 THRU R4	9
CR5 THRU CR8	7
CR1 THRU CR4	7
VR1 THRU VR4	6
C1 THRU C4	5
REF DES.	ITEM NO.

CIRCUIT	INPUT PIN	OUTPUT PIN
A	B	R
B	C	G
C	D	Q
D	E	F


QTY REQD	SYM-BOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
4	V	RES, 1.4K, 1/8W, ±1%	6079011				13
4	V	RES, 1.74K, 1/8W, ±1%	6079010				12
4	V	RES, 1.1K, 1/4W, ±1%	6079008				11
4	V	RES, 383Ω, 1/2W, ±1%	6079047				10
4	V	RES, 402Ω, 1/2W, ±1%	6079009				9
8	V	TRANSISTOR	6079006				8
8	V	DIODE	6 017 645		NOTE VIII		7
4	V	DIODE, ZENER	6079005		NOTE X		6
4		CAP., .01UF, 100VDC, ±07%	491228			88360	5
8		PAD	483070			88360	4
AR		SOLDER (6032357)	SN60 AR	QQ-S-571			3
10 IN	VR	WIRE #22AWG, YEL	6036152				2
1		SMS CARD	6901331				1

LIST OF MATERIAL OR PARTS LIST			
UNLESS NOTED BREAK CORNERS	DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.
OUTSIDE MIN MAX	<i>E. Wood</i>	12-18-63	FEDERAL SYSTEMS DIVISION
INSIDE MIN MAX			590 MADISON AVE. NEW YORK 22, N. Y.
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART	DESIGN CHECK		TITLE
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCE OR 2 PLACE DECIMALS 3 PLACE DECIMALS ANGLES	<i>F. Con L. 10</i>	12-18-63	PRINTED CIRCUIT BOARD ASSY-TRANSLATOR, AN1
	DRAWN BY		
	MO&E		
	DRAWING CHECK		
	DESIGN APPROVAL		CODE IDENT NO. SIZE
	<i>[Signature]</i>	12-18-63	03640 D 6901330
			SCALE 2/1 WT SHEET 1 OF 2

Figure 10-41. AN1 Translator Printed Circuit Board Assembly (6901330) (Sheet 1 of 2)

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
	661128C	RELEASE	11-2-63	
A	66112DB	(1-3)ADD NOTE X	12-18-63	EVANS

6901330 A




QTY	SYM	NOMENCLATURE	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CORNERS APPLY TO FINISHED PART		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION NEW YORK 22, N. Y.			
OUTSIDE	MIN	J. E. Wood	9-10-63	580 MADISON AVE.			
INSIDE	MAX			TITLE			
ALL DIMENSIONS AND TOLERANCES ARE IN INCHES - TOLERANCE ON 2 PLACE DECIMALS 3 PLACE DECIMALS ANGLES		DESIGN CHECK		PRINTED CIRCUIT BOARD ASSY-TRANSLATOR, AN1			
		DRAWN		CODE IDENT NO. SIZE			
		MDE		03640		D 6901330	
		DRAWING CHECK		SCALE NONE		WT	
		DESIGN APPROVAL	12-18-63			SHEET 2	

Figure 10-41. AN1 Translator Printed Circuit Board Assembly (6901330) (Sheet 2)

6901332 A

REVISIONS				
SYM	ENGRD NOTICE	DESCRIPTION	DATE	APPROVAL
	66112 BB	RELEASE	9/12 63	
A	6612 RG	(1) CHANGE TRANSISTOR	12/26/63	EVANS



COMPONENT SIDE

CIRCUIT	INPUT	SHIELD TIE OFF	OUTPUT
A	B	C	R
B	E	D	Q
C	A	F	G

R13-R15	13
R7-R9	12
R4-6, R10-12	11
R1-R3	10
Q1-Q3	9
CR4-CR9	8
CR1-CR3	7
C4-C6	6
C1-C3	5
REF DES	ITEM NO.

**NOTES**

- X IBM GEN ASSY SPEC 6000003 APPLIES
- XI MIN ELECTRICAL CLEARANCE TO BE .018
- XII COMPONENTS TO BE ASSEMBLED FLAT AGAINST THE BOARD AND/OR OTHER COMPONENTS
- XIII COMPONENTS TO BE CENTERED BETWEEN HOLES WITHIN .06 INCHES
- XIV LEADS TO BE MAINTAINED AXIAL WITH RESPECT TO COMPONENT BODY WHERE POSSIBLE
- XV PARTMARK 6901332 ASSY PER IBM SPEC 6009974, COLOR BLACK
- XVI JUMPER AND COMPONENT LEADS TO BE BENT FLAT AGAINST BOARD BEFORE DIP SOLDERING
- XVII BLACK BAND DENOTES CATHODE END OF DIODE
- XVIII IDENTIFICATION OF SYMBOLS  
V-VENDOR ITEM-SEE SPEC OR SOURCE CONTROL DWG  
R-REFERENCE QUANTITY

3	V	T	261Ω ±1% 1/4W	6079209				13
3	V	T	3.01K ±1% 1/8W	6079214				12
6	V	T	10.5K ±1% 1/8W	6079211				11
3	V	RES.	267Ω ±1% 1/2W	6079206				10
3	V	TSTR		369587			88360	9
6	V	DIODE		6017645				8
3	V	DIODE		6079007				7
3			CAP. .01UF ±10% 100V DC	491228				6
3			CAP. .1UF ±5% 100V DC	491320				5
3			PAD	483070			88360	4
2 IN.	VR		WIRE, 22 AWG YEL	6036152				3
AR			SOLDER (6032357) Sn 60 AR	QQ-S-571				2
1			SMS CARD	6901333				1

(A)


LIST OF MATERIAL OR PARTS LIST			
UNLESS NOTED BREAK CORNERS	DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.
OUTSIDE MIN MAX	J. E. Wood	9-11-63	FEDERAL SYSTEMS DIVISION
INSIDE MIN MAX			690 MADISON AVE. NEW YORK 22, N. Y.
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART	DESIGN CHECK		TITLE
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCE OR 2 PLACE DECIMALS 3 PLACE DECIMALS ANGLES	DRAWN	9/11/63	PRINTED CIRCUIT BOARD ASSY- AN2 TRANSLATOR
	F. Contino		
	MDEE	9/11/63	
	DRAWING CHECK		
	DESIGN APPROVAL	9/11/63	CODE IDENT NO. SIZE
	R. J. Page		03640 D 6901332
	W. J. Land	12-18-63	SCALE 2/1 WT SHEET 1 OF 2

Figure 10-42. AN2 Translator Printed Circuit Board Assembly (6901332) (Sheet 1 of 2)



6901332  
A

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
	66112 BB	RELEASE	7/12/63	
A	6612 HG	(1) CHANGE TRANSISTOR	8/28/63	EVANS




QTY REQD	SYM-BOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CORNERS		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.			
OUTSIDE	MIN	<i>E. Wood</i>	9/11/63	FEDERAL SYSTEMS DIVISION			
INSIDE	MAX			590 MADISON AVE. NEW YORK 22, N. Y.			
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART		DESIGN CHECK		TITLE			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCH TOLERANCE ON		<i>J. C. Condit</i>	12/2/62	PRINTED CIRCUIT BOARD ASSY-AN2			
2 PLACE DECIMALS	3 PLACE DECIMALS	ANGLES	<i>MD-E</i>	5/1/63	TRANSLATOR		
DRAWING CHECK				CODE IDENT NO. SIZE			
DRAWING APPROVAL		<i>K. R. E.</i>		03640		D 6901332	
SCALE NONE		SHEET 2					

Figure 10-42. AN2 Translator Printed Circuit Board Assembly (6901332) (Sheet 2)

6901336 A

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
	661128C	RELEASE	12 2 64	
A	661128E	(1-4) ADD NOTE XIX	12 13 64	EVANS



- NOTES
- X IBM GEN ASSY SPEC 6000003 APPLIES
  - XI MIN ELECTRICAL CLEARANCE TO BE .018
  - XII COMPONENTS TO BE ASSEMBLED FLAT AGAINST THE BOARD AND/OR OTHER COMPONENTS
  - XIII COMPONENTS TO BE CENTERED BETWEEN HOLES WITHIN .06 INCHES
  - XIV LEADS TO BE MAINTAINED AXIAL WITH RESPECT TO COMPONENT BODY WHERE POSSIBLE
  - XV PARTMARK 6901336 ASSY PER IBM SPEC 6009974, COLOR BLACK
  - XVI JUMPER AND COMPONENT LEADS TO BE BENT FLAT AGAINST BOARD BEFORE DIP SOLDERING
  - XVII BLACK BAND DENOTES CATHODE END OF DIODE
  - XVIII IDENTIFICATION OF SYMBOLS  
V-VENDOR ITEM-SEE SPEC OR SOURCE CONTROL DWG  
R-REFERENCE QUANTITY
  - XIX GREY BAND ON (5) DENOTES ANODE SIDE OF DIODE

REF DES	ITEM NO.
VR1,VR2	15
R7,R17	14
R6,R16	13
R5,R15,R21	12
R34,R13,R4,20	11
R2,R9,R12,R9	10
R1,R8,R11,R18	9
Q3,Q6	8
Q1,2,4,5	7
CR1-CR20	6
C1-C3	5

CIRCUIT	INPUT PIN	RESET	OUTPUT PIN	ERROR TEST
A	A	D	C	R
B	F	G	Q	


QTY REQD	SYM-BOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
2		DIODE, ZENER	6079005		NOTE XIX		15
2		1.24K, 1/8W±1%	6079010				14
2		402Ω, 1/2W±1%	6079009				13
3		1.8K, 1/8W±1%	6079218				12
6		1.5K, 1/8W±1%	6079219				11
4		7.8K, 1/8W±1%	6079212				10
4		RES, 280Ω, 1/4W±1%	6079208				9
2		TRANSISTOR	6079006				8
4		TRANSISTOR	6079221				7
20	V	DIODE	6017645		NOTE XVII		6
3		CAP. 0.01UF, ±10%, 100VDC	491228			88360	5
15 IN	WR	WIRE, #22 AWG	6036152				4
6		TRANSISTOR PAD	483070			88360	3
AR		SOLDER (6032357) Sn 60 AR	QQ-S-571				2

LIST OF MATERIAL OR PARTS LIST			
UNLESS NOTED BREAK CORNERS OUTSIDE MIN MAX	DESIGNED <i>J.E. Ward</i>	DATE 9-13-64	INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION 590 MADISON AVE. NEW YORK 22, N.Y.
INSIDE MIN MAX	DESIGN CHECK <i>M. Johnson</i>	DATE 10/6/64	TITLE
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART	DRAWN <i>M.D.E.E.</i>	DATE 9-18-64	'PRINTED CIRCUIT BOARD ASSY- TC1, DD1 DETECT
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCE ON 2 PLACE 3 PLACE DECIMALS ANGLES	DRAWING CHECK		
MATL	DESIGN APPROVAL <i>[Signature]</i>	DATE 12-17-64	CODE IDENT NO. SIZE
HARD CASE DEPTH			03640 D 6901336
SURF TREAT			SCALE 2/1 WT SHEET 1 OF 2

Figure 10-43. TC1, DD1 Detect Printed Circuit Board Assembly (6901336) (Sheet 1 of 2)

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
	66112 BC	RELEASE	9-29-63	
A	66112DB	(1-A) ADD NOTE XIX	12-18-63	EVANS

6901336 A




QTY	SYM	NOMENCLATURE	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE	ITEM
REQD	BOL	OR DESCRIPTION				IDENT NO.	NO.
LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CORNERS		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.			
OUTSIDE	MIN	<i>P. E. Wood</i>	9-29-63	FEDERAL SYSTEMS DIVISION			
INSIDE	MAX			480 MADISON AVE. NEW YORK 22, N. Y.			
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART		DESIGN CHECK		TITLE			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES - TOLERANCE ON 2 PLACE DECIMALS 3 PLACE DECIMALS ANGLES		<i>Tom Allison</i>	9/29/63	PRINTED CIRCUIT BOARD ASSY - TC1, DD1 DETECT			
		DRAWN		DRAWING CHECK			
		<i>MDEE</i>	7-18-63				
		DESIGN APPROVAL		CODE IDENT NO.	SIZE		
		<i>D. J. ...</i>	12/18/63	03640	D	6901336	
				SCALE	NONE	WT	SHEET 2

Figure 10-43. TC1, DD1 Detect Printed Circuit Board Assembly (6901336) (Sheet 2)

6901338 A

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
	66112BC	RELEASE	11/2/63	
A	66112DB (1-A)	ADD NOTE XX	12/13/63	EVANS



- NOTES
- X IBM GEN ASSY SPEC 6000003 APPLIES
  - XI MIN ELECTRICAL CLEARANCE TO BE .018
  - XII COMPONENTS TO BE ASSEMBLED FLAT AGAINST THE BOARD AND/OR OTHER COMPONENTS
  - XIII COMPONENTS TO BE CENTERED BETWEEN HOLES WITHIN .06 INCHES
  - XIV LEADS TO BE MAINTAINED AXIAL WITH RESPECT TO COMPONENT BODY WHERE POSSIBLE
  - XV PARTMARK 6901338 ASSY PER IBM SPEC 6009974, COLOR BLACK
  - XVI JUMPER AND COMPONENT LEADS TO BE BENT FLAT AGAINST BOARD BEFORE DIP SOLDERING
  - XVII BLACK BAND DENOTES CATHODE END OF DIODE
  - XVIII IDENTIFICATION OF SYMBOLS
  - XIX V-VENDOR ITEM - SEE SPEC OR SOURCE CONTROL BWG R-REFERENCE QUANTITY PINA IN TC2 CARD RECPTACLE MUST BE TIED TO PIN H
  - XX GREY BAND ON (Q) DENOTES ANODE SIDE OF DIODE

VR1	20
R14, R15	19
R11	18
R7, R10, R13	17
R6, R9, R12	16
R5, R8	15
R4	14
R3	13
R2	12
R1	11
Q3, Q4, Q5	10
Q1, Q2	9
CR2, CR6	8
CR9 THRU CR12	7
CR5, CR7, CR8	7
CR1, CR3, CR4	6
C3 THRU C7	5
C1, C2	5
REF DES	ITEM NO.

INPUT	OUT PUT	TEST POINT 1	TEST POINT 2
R	Q	C	D


2	PAD	491299			88360	21	
1	V	DIODE ZENER	6079005	NOTE XX		20	
2	V	POT. 5K :5%	6079276			19	
1	V	280Ω, ±1%, 1/4W	6079208			18	
3	V	1.5K, ±1%, 1/8W	6079219			17	
3	V	7.8K, ±1%, 1/8W	6079212			16	
2	V	205Ω, ±1%, 1/4W	6079210			15	
1	V	2.49K, ±1%, 1/8W	6079217			14	
1	V	402Ω, ±1%, 1/2W	6079009			13	
1	V	1.10K, ±1%, 1/4W	6079008			12	
1	V	RES 383Ω, ±1%, 1/2W	6079047			11	
3	V	TRANSISTOR	6079221			10	
2	V	TRANSISTOR	6079006			9	
2	V	DIODE	6079007			8	
10	V	DIODE	6017645	NOTE XXVII		7	
5	V	CAP. 0.1UF, ±10%, 100VDC	491228		88360	6	
2		CAP.	6079202			5	
10 IN.	V	WIRE #22 AWG YELLOW	6036152			4	
5		PAD	483070		88360	3	
AR		SOLDER (6032357)	Sn 60 AR	QQ-S-571		2	
I		SMS CARD	6901338			1	
QTY REQD	SYM-BOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.

UNLESS NOTED BREAK CORNERS		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.	
OUTSIDE	MIN MAX	J. E. Wood	7-19-63	FEDERAL SYSTEMS DIVISION	
INSIDE	MIN MAX			590 MADISON AVE. NEW YORK 22, N. Y.	
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART		DESIGN CHECK		TITLE	
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCE ON 2 PLACE DECIMALS 3 PLACE DECIMALS ANGLES		DRAWN	12/13/63	PRINTED CIRCUIT BOARD ASSY - TC2, B0 DETECT	
MATERIAL		DRAWING CHECK		CODE IDENT NO. SIZE	
HARD		DESIGN APPROVAL	12-19-63	03640 D 6901338	
SURF TREAT				SCALE 2/1 WT SHEET 1 OF 2	

Figure 10-44. TC2, B0 Detect Printed Circuit Board Assembly (6901338) (Sheet 1 of 2)

6901338 A

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
	661128C	RELEASE	11 2 63	
A	66112DB	(1:4) ADD NOTE XX	12 13 63	EVANS




QTY REQD	SYM BOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CORNERS:		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.			
OUTSIDE	MIN	J. E. Wood	11/13	FEDERAL SYSTEMS DIVISION			
INSIDE	MAX			580 MADISON AVE. NEW YORK 22, N. Y.			
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART		DESIGN CHECK		TITLE			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES		DRAWN	11/23	PRINTED CIRCUIT BOARD			
TOLERANCE ON		DRAWING CHECK	11/23	ASSY-TC2, B0 DETECT			
2 PLACE	3 PLACE			CODE IDENT NO. SIZE			
DECIMALS	DECIMALS			03640 D 6901338			
ANGLES		DESIGN APPROVAL	11/23	SCALE NONE WT			
				SHEET 2			

Figure 10-44. TC2, B0 Detect Printed Circuit Board Assembly (6901338) (Sheet 2)

6901340

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
6611288		RELEASE	12-31-63	



- NOTES
- X IBM GEN ASSY SPEC 6000003 APPLIES
  - XI MIN ELECTRICAL CLEARANCE TO BE .018
  - XII COMPONENTS TO BE ASSEMBLED FLAT AGAINST THE BOARD AND/OR OTHER COMPONENTS
  - XIII COMPONENTS TO BE CENTERED BETWEEN HOLES WITHIN .06 INCHES
  - XIV LEADS TO BE MAINTAINED AXIAL WITH RESPECT TO COMPONENT BODY WHERE POSSIBLE
  - XV PARTMARK 6901340 ASSY PER IBM SPEC 6009974, COLOR BLACK
  - XVI JUMPER AND COMPONENT LEADS TO BE BENT FLAT AGAINST BOARD BEFORE DIP SOLDERING
  - XVII BLACK BAND DENOTES CATHODE END OF DIODE
  - XVIII IDENTIFICATION OF SYMBOLS  
V-VENDOR ITEM-SEE SPEC OR SOURCE CONTROL BWG  
R- REFERENCE QUANTITY

CIRCUIT	INPUT	OUTPUT
A	C	A
B	D	B
C	E	R
D	F	Q

C1, C2, C3	5
CR1 THRU CR8	6
Q1   Q4	7
R1   R4	8
R5   R8	9
R9   R12	10
R13   R16	11
REF DES	ITEM NO.

QTY	SYM	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
4	V	RES 750Ω ±1% 1/2W	6079204				11
4	V	RES 4.75K ±1% 1/8W	6079213				10
4	V	RES 2.61K ±1% 1/8W	6079215				9
4	V	RES 768Ω ±1% 1/2W	6079229				8
4	V	TRANSISTOR	6079221				7
8	V	DIODE	6017645				6
3		CAP. 0.01UF ±10% 100VDC	491228			88360	5
10 IN.	V, R	WIRE #22 AWG YELLOW	6036152				4
4		PAD	483070			88360	3
AR		SOLDER (6032357)	Sn 60 AR	QQ-S-571			2
1		SMS CARD	6901341				1


LIST OF MATERIAL OR PARTS LIST

UNLESS NOTED BREAK CORNERS	DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.
OUTSIDE MIN   MAX	<i>J. E. Wood</i>	9-20-63	FEDERAL SYSTEMS DIVISION
INSIDE MIN   MAX			880 MADISON AVE. NEW YORK 22, N. Y.
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART	DESIGN CHECK		TITLE
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCE ON 2 PLACE DECIMALS DECIMALS ANGLES	<i>MDE</i>	9/18/63	PRINTED CIRCUIT BOARD ASSY-NA1, TRANSLATOR
MATL	DRAWN		
	DRAWING CHECK		
HARD	DESIGN APPROVAL	12-18-63	CODE IDENT NO. SIZE
SUB (TREAT)	<i>[Signature]</i>		03840 D 6901340
			SCALE 2/1 WT SHEET 1 OF 2

Figure 10-45. NA1 Translator Printed Circuit Board Assembly (6901340) (Sheet 1 of 2)

6901340

REVISIONS				
BY	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
6611288		RELEASE	12 31 65	




QTY REQD	SYM-BOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CORNERS		DESIGNED BY	DATE	INTERNATIONAL BUSINESS MACHINES CORP.			
OUTSIDE		J. E. Wood	7-30-65	FEDERAL SYSTEMS DIVISION			
INSIDE				590 MADISON AVE. NEW YORK 22, N. Y.			
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART		DESIGN CHECK		TITLE			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCE ON 2 PLACE DECIMALS 3 PLACE DECIMALS ANGLES		DRAWN		PRINTED CIRCUIT BOARD ASSY-NA1, TRANSLATOR			
MATERIAL		DRAWING CHECK		CODE IDENT NO. SIZE			
HARD		DESIGN APPROVAL		03690 D 6901340			
SUBSTRATE				SCALE NONE WT SHEET 2			

Figure 10-45. NA1 Translator Printed Circuit Board Assembly (6901340) (Sheet 2)

6901342  
A

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	APPROVAL
	6611288	RELEASE	12-31-65	
A	6612176	(1) CHANGE TRANSISTOR	12-26-65	EVANS



NOTES

- X IBM GEN ASSY SPEC 6000003 APPLIES
- XI MIN ELECTRICAL CLEARANCE TO BE .018
- XII COMPONENTS TO BE ASSEMBLED FLAT AGAINST THE BOARD AND/OR OTHER COMPONENTS
- XIII COMPONENTS TO BE CENTERED BETWEEN HOLES WITHIN .06 INCHES
- XIV LEADS TO BE MAINTAINED AXIAL WITH RESPECT TO COMPONENT BODY WHERE POSSIBLE
- XV PARTMARK 6901342 ASSY PER IBM SPEC 6009974, COLOR BLACK
- XVI JUMPER AND COMPONENT LEADS TO BE BENT FLAT AGAINST BOARD BEFORE DIP SOLDERING
- XVII BLACK BAND DENOTES CATHODE END OF DIODE
- XVIII IDENTIFICATION OF SYMBOLS  
V-VENDOR ITEM-SEE SPEC OR SOURCE CONTROL DWG  
R-REFERENCE QUANTITY

C1, C2, C3	5
CR1, CR2, CR3, CR4	6
Q1   Q4	7
R1   R4	8
R5   R8	9
R9   R12	10
R13   R16	11
REF DES	ITEM NO.


CIRCUIT	INPUT	OUTPUT
A	C	A
B	D	B
C	E	C
D	F	D

4	V	RES 330Ω ±1%, 1/4W	6079238				11
4	V	RES 1.58K ±1%, 1/8W	6079235				10
4	V	RES 3.32Ω ±1%, 1/8W	6079236				9
4	V	RES 768Ω ±1%, 1/2W	6079229				8
4	V	TRANSISTORS	369587				7
4	V	DIODE	6017645				6
3		CAP .01UF ±10%, 100VDC	491228			88360	5
10 IN.	V, R	WIRE #22 AWG YELLOW	6036152				4
4		PAD	483070			88360	3
AR		SOLDER (6032357)	Sn 60 AR	QQ-S-571			2
		SMS CARD	6901341				1

LIST OF MATERIAL OR PARTS LIST							
CONTRACT NO.	UNLESS NOTED BREAK CORNERS	DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.			
	OUTSIDE	MIN	MAX	FEDERAL SYSTEMS DIVISION			
	INSIDE	MIN	MAX	580 MADISON AVE. NEW YORK 22, N. Y.			
	ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART	DESIGN CHECK		TITLE			
				PRINTED CIRCUIT BOARD			
				ASSY - NA2, TRASLATOR			
				DRAWN			
				MDE			
				DRAWING CHECK			
				DESIGN APPROVAL			
				CODE IDENT NO. SIZE			
				03640 D 6901342			
				SCALE 2/1 WT			
				SHEET 1 OF 2			

Figure 10-46. NA2 Translator Printed Circuit Board Assembly (6901342) (Sheet 1 of 2)





6901342 A


REVISIONS				
SYM	REASON	DESCRIPTION	DATE	APPROVAL
661128B		RELEASE	11/21/63	
A	661128G	(1) CHANGE TRANSISTOR	12/26/63	EVANS

QTY	SYM	NUMERICAL	PART OR	SPECIFICATION	MATERIAL	CODE	ITEM
REQD	ROL	OR DESCRIPTION	IDENTIFYING NO.		OR NOTES	IDENT NO.	NO.
LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CORNER		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.			
OUTSIDE	MIN	V. E. Wood	7/10/63	FEDERAL SYSTEMS DIVISION			
INSIDE	MAX			590 MADISON AVE. NEW YORK 22, N. Y.			
ALL DIMENSIONS AND TOLERANCES		DESIGN CHECK		TITLE			
APPLY TO FINISHED PART		Tom Allen	8/26/63	PRINTED CIRCUIT BOARD			
UNLESS OTHERWISE SPECIFIED DIMENSIONS		DRAWN	9/12/63	ASSY - NA2, TRANSLATOR			
ARE IN INCHES		MDE		CODE IDENT NO. SIZE			
3 PLACE	3 PLACE	DRAWING CHECK		03640	D	6901342	
DECIMALS	DECIMALS	DESIGN APPROVAL		SCALE NONE	WT	SHEET 2	

Figure 10-46. NA2 Translator Printed Circuit Board Assembly (6901342) (Sheet 2)

6901344

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	APPROVAL
66112	BB	RELEASE		



- NOTES
- X IBM GEN ASSY SPEC 6000003 APPLIES
  - XI MIN ELECTRICAL CLEARANCE TO BE .018
  - XII COMPONENTS TO BE ASSEMBLED FLAT AGAINST THE BOARD AND/OR OTHER COMPONENTS
  - XIII COMPONENTS TO BE CENTERED BETWEEN HOLES WITHIN .06 INCHES
  - XIV LEADS TO BE MAINTAINED AXIAL WITH RESPECT TO COMPONENT BODY WHERE POSSIBLE
  - XV PARTMARK 6901344 ASSY PER IBM SPEC 6009974, COLOR BLACK
  - XVI JUMPER AND COMPONENT LEADS TO BE BENT FLAT AGAINST BOARD BEFORE DIP SOLDERING
  - XVII BLACK BAND DENOTES CATHODE END OF DIODE
  - XVIII IDENTIFICATION OF SYMBOLS  
V-VENDOR ITEM-SEE SPEC OR SOURCE CONTROL DWG  
R-REFERENCE QUANTITY

CIRCUIT	INPUT	OUTPUT
A	B	A
B	C	D
C	Q	R

REF DES	ITEM NO.
Q4, Q5, Q6	7
Q1, Q2, Q3	6
CI	5


QTY REQD	SYM-BOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
3	V	TRANSISTOR	6079006				7
3	V	TRANSISTOR	6020887				6
1		CAP. 0.01UF, ±10%, 100VDC	491228			88360	5
5 IN.	VR	WIRE #22 AWG YELLOW	6036152				4
6		PAD	483070			88360	3
AR		SOLDER (6032357)	Sn 60 AR	QQ-S-571			2
1		SMS CARD	6901345				1

LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CORNERS	DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.				
OUTSIDE MIN MAX	V.E. Word	9/20/63	FEDERAL SYSTEMS DIVISION				
INSIDE MIN MAX	DESIGN CHECK		580 MADISON AVE. NEW YORK 22, N.Y.				
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART	DRAWN	9/20/63	TITLE				
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES - TOLERANCE ON:	MDE	9/13/63	PRINTED CIRCUIT BOARD				
2 PLACE DECIMALS 3 PLACE DECIMALS ANGLES	DRAWING CHECK		ASSY- SCI, SIMULATOR				
MATL	DESIGN APPROVAL	9-2-63	CODE IDENT NO.	SIZE	6901344		
HARD SURF TREAT		12-78	03640	D			
			SCALE 2/1	WT	SHEET 1 OF 2		

Figure 10-47. SC1 Simulator Printed Circuit Board Assembly (6901344) (Sheet 1 of 2)

6901344

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
6611288		RELEASE	12.31.63	




QTY REQD	SYM-BOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CORNERS OR RADIUS		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.			
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART		DESIGN CHECK		FEDERAL SYSTEMS DIVISION			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES - TOLERANCE ON 2 PLACE DECIMALS DECIMALS ANGLES		DRAWN		590 MADISON AVE. NEW YORK 22, N. Y.			
MATERIAL		DRAWING CHECK		TITLE			
HARD CASE DEPTH		DESIGN APPROVAL		PRINTED CIRCUIT BOARD ASSY - SC1, SIMULATOR			
SURF TREAT				CODE IDENT NO.	SIZE	6901344	
				03640	D		
				SCALE NONE	WT	SHEET 2	

Figure 10-47. SC1 Simulator Printed Circuit Board Assembly (6901344) (Sheet 2)

6901346

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
66112DS		RELEASE	8-22-64	



COMPONENT SIDE

CIRCUIT	INPUT	OUTPUT
A	G	B
B	F	C
C	E	D
D	R	A

R9	R12	8
R5	R8	7
R1	R4	6
Q1 THRU Q4		5
C1, C2		4
REF DES	ITEM NO.	

NOTES

- X IBM GEN ASSY SPEC 6000003 APPLIES
- XI MIN ELECTRICAL CLEARANCE TO BE .018
- XII COMPONENTS TO BE ASSEMBLED FLAT AGAINST THE BOARD AND/OR OTHER COMPONENTS
- XIII COMPONENTS TO BE CENTERED BETWEEN HOLES WITHIN .06 INCHES
- XIV LEADS TO BE MAINTAINED AXIAL WITH RESPECT TO COMPONENT BODY WHERE POSSIBLE
- XV PARTMARK 6901346 ASSY PER IBM SPEC 6009974, COLOR BLACK
- XVI JUMPER AND COMPONENT LEADS TO BE BENT FLAT AGAINST BOARD BEFORE DIP SOLDERING
- XVII BLACK BAND DENOTES CATHODE END OF DIODE
- XVIII IDENTIFICATION OF SYMBOLS
- XIX V-VENDOR ITEM-SEE SPEC OR SOURCE CONTROL BWG
- XIX 4 CIRCUITS PER BOARD


QTY REQD	SYM-BOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
4	V	RES 750Ω, ±1%, 1/8W	6079223				8
4	V	RES 200Ω, ±1%, 1/4W	6079237				7
4	V	RES 1.5K, ±1%, 1/8W	6079219				6
4	V	TRANSISTOR (2N744)	6079221				5
2		CAP. 0.1UF, ±10%, 100VDC	491228				4
4		PAD	483070				3
AR		SOLDER (6032357)	Sn 60 AR	QQ-S-571			2
I		SMS CARD	6901347				1

LIST OF MATERIAL OR PARTS LIST			
UNLESS NOTED BREAK CORNERS	DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION
OUTSIDE MIN MAX	<i>E. Wood</i>	9-10-63	590 MADISON AVE. NEW YORK 22, N. Y.
INSIDE MIN MAX	DESIGN CHECK		
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART	<i>F. Conrath</i>	1/13/64	TITLE
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCE ON 2 PLACE DECIMALS 3 PLACE ANGLES	DRAWN	9/13/63	PRINTED CIRCUIT BOARD ASSY - SC2, SIMULATOR
MATL	DRAWING CHECK		
HARD SURF (TREAT)	DESIGN APPROVAL	1/14/64	CODE IDENT NO. SIZE
	<i>F. Conrath</i>		03640 D 6901346
	<i>Bo Juyf</i>	2-17-64	SCALE 2/1 WT
			SHEET 1 OF 2

Figure 10-48. SC2 Simulator Printed Circuit Board Assembly (6901346) (Sheet 1 of 2)

6901346

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
	6612DS	RELEASE	8-3-64	




QTY	SYM	NOMENCLATURE	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE	ITEM
LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CORNERS		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.			
OUTSIDE MIN		<i>R. Wood</i>	9-20-63	FEDERAL SYSTEMS DIVISION			
INSIDE MIN				500 MADISON AVE. NEW YORK 22, N. Y.			
MAX		DESIGN CHECK		TITLE			
ALL DIMENSIONS AND TOLERANCES		<i>F. Contino</i>	9/12/63	PRINTED CIRCUIT BOARD			
APPLY TO FINISHED PART		DRAWN		ASSY- SC2, SIMULATOR			
UNLESS OTHERWISE SPECIFIED DIMENSIONS		MDE		CODE IDENT NO. SIZE			
ARE IN INCHES		DRAWING CHECK		03640 D 6901346			
TOLERANCE ON		DESIGN APPROVAL	9/14/63	SCALE NONE WT			
3 PLACE DECIMALS		<i>R. Contino</i>		SHEET 2			
3 PLACE DECIMALS							
ANGLES							
CONTRACT NO.							
HARD							
SOFT							
TREAT							

Figure 10-48. SC2 Simulator Printed Circuit Board Assembly (6901346) (Sheet 2)

6901348 A

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	APPROVAL
66112BJ		RELEASE	PL 10 5	
A	66112DB	(1-3) ADD NOTE XX	12/13/64	EVANS



NOTES

- X IBM GEN ASSY SPEC 6000003 APPLIES
- XI MIN ELECTRICAL CLEARANCE TO BE .018
- XII COMPONENTS TO BE ASSEMBLED FLAT AGAINST THE BOARD AND/OR OTHER COMPONENTS
- XIII COMPONENTS TO BE CENTERED BETWEEN HOLES WITHIN .06 INCHES
- XIV LEADS TO BE MAINTAINED AXIAL WITH RESPECT TO COMPONENT BODY WHERE POSSIBLE
- XV PARTMARK 6901348 ASSY PER IBM SPEC 6009974, COLOR BLACK
- XVI JUMPER AND COMPONENT LEADS TO BE BENT FLAT AGAINST BOARD BEFORE DIP SOLDERING
- XVII BLACK BAND DENOTES CATHODE END OF DIODE
- XVIII IDENTIFICATION OF SYMBOLS  
V-VENDOR ITEM-SEE SPEC OR SOURCE CONTROL DWG  
R-REFERENCE QUANTITY
- XIX PIN A MUST BE JUMPED TO PIN J IN RECEPTACLE WIRING
- XX GREY BAND ON (7) DENOTES ANODE SIDE OF DIODE

Q1-Q4	13
R1,R2	12
R3,R4	11
R9,R10	10
R5,R6	9
R7,R8	8
VR1,VR2	7
CR1,CR2	6
C1-C3	5
REF DES	ITEM NO.

CIRCUIT	INPUT PIN	OUTPUT PIN
A	C	G
B	E	F


4	V	TRANSISTOR	6079006				13
2	V	RES, 383Ω, 1/2W, ±1%	6079047				12
2	V	RES, 1.10K, 1/4W, ±1%	6079008				11
2	V	RES, 402Ω, 1/2W, ±1%	6079009				10
2	V	RES, 1.65K, 1/8W, ±1%	6079316				9
2	V	RES, 715Ω, 1/8W, ±1%	6079315				8
2	V	DIODE, ZENER	6079005		NOTE XX		7
2	V	DIODE,	6017645		NOTE XVII		6
3		CAP, .01μf, 100VDC, ±10%	491228				5
4		PAD	483070				4
10 IN.	V	WIRE #22GA. YELLOW	6036152				3
AR		SOLDER (6032357)	Sn 60 AR	QQ-S-571			2
I		SMS CARD	6901331				1
QTY REQD	SYM-BOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE	ITEM NO.

LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CORNERS	DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.				
OUTSIDE	MIN	MAX	FEDERAL SYSTEMS DIVISION				
INSIDE	MIN	MAX	580 MADISON AVE. NEW YORK 22, N.Y.				
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART	DESIGN CHECK	DATE	TITLE				
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES	TOLERANCE ON 2 PLACE DECIMALS	ANGLES	PRINTED CIRCUIT BOARD ASSY-MODIFIED AN1				
MATL	DRAWN	DATE	DRAWING CHECK				
HARD	CASE DEPTH	DESIGN APPROVAL	DATE	CODE IDENT NO.	SIZE	6901348	
SURF TREAT				03640	D	6901348	
				SCALE 2/1	WT	SHEET 1 OF 2	

Figure 10-49. Modified AN1 Printed Circuit Board Assembly (6901348) (Sheet 1 of 2)

6901348  
A

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
	66112BJ	RELEASE	11-10-64	
A	66112DB	(1-3) ADD NOTE XX	12-13-64	EVANS





QTY REQD	SYM	DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE	ITEM
LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CORNERS		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.			
OUTSIDE MIN MAX		V. E. Wood	9-20-63	FEDERAL SYSTEMS DIVISION			
INSIDE MIN MAX				580 MADISON AVE. NEW YORK 22, N. Y.			
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART		DESIGN CHECK		TITLE			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES - TOLERANCE ON 2 PLACE DECIMALS DECIMALS ANGLES		Tom Allen	9/29/63	PRINTED CIRCUIT BOARD ASSY MODIFIED AN1			
DRAWN		M D & E	9-17-63	DRAWING CHECK			
MATERIAL				DESIGN APPROVAL			
HARD CASE DEPTH			12-31-64	CODE IDENT NO.	SIZE	6901348	
SURF TREAT			1/3/64	03640	D	6901348	
				SCALE	NONE	WT	SHEET 2

Figure 10-49. Modified AN1 Printed Circuit Board Assembly (6901348) (Sheet 2)

6901349

REVISIONS				
SYM	DESCRIPTION	DATE	CHK	APPROVAL
6611288	RELEASE	12-31-63		



NOTES

- X IBM GEN ASSY SPEC 6000003 APPLIES
- XI MIN ELECTRICAL CLEARANCE TO BE .018
- XII COMPONENTS TO BE ASSEMBLED FLAT AGAINST THE BOARD AND/OR OTHER COMPONENTS
- XIII COMPONENTS TO BE CENTERED BETWEEN HOLES WITHIN .06 INCHES
- XIV LEADS TO BE MAINTAINED AXIAL WITH RESPECT TO COMPONENT BODY WHERE POSSIBLE
- XV PARTMARK 6901349 ASSY PER IBM SPEC 6009974, COLOR BLACK
- XVI JUMPER AND COMPONENT LEADS TO BE BENT FLAT AGAINST BOARD BEFORE DIP SOLDERING
- XVII BLACK BAND DENOTES CATHODE END OF DIODE
- XVIII IDENTIFICATION OF SYMBOLS  
V-VENDOR ITEM-SEE SPEC OR SOURCE CONTROL DWG  
R-REFERENCE QUANTITY

COMPONENT SIDE

NOTE XV

REF. DES	ITEM NO.
R1 TO R12	4

QTY REQD	SYM-BOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
12		RESISTOR 3.6K, 1/4W ±5%	334923			88360	4
16 IN	R	WIRE #22 AWG, YEL	6036152				3
AR		SOLDER (6032357)	Sn 60 AR	QQ-S-571			2
1		SMS CARD	492345			88360	1


LIST OF MATERIAL OR PARTS LIST			
UNLESS NOTED BREAK CORNERS	DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.
OUTSIDE MIN MAX	<i>V. E. Wood</i>	<i>12-13</i>	FEDERAL SYSTEMS DIVISION
INSIDE MIN MAX			890 MADISON AVE. NEW YORK 22, N. Y.
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART	DESIGN CHECK		TITLE
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCE ON 3 PLACE DECIMALS DECIMALS ANGLES	<i>F. Contino</i>	<i>12-13</i>	PRINTED CIRCUIT BOARD ASSY - 3.6K RESISTOR
	DRAWN	<i>F. Contino</i>	
	DRAWING CHECK	<i>F. Contino</i>	
MATL	DESIGN APPROVAL	<i>R. Payne</i>	CODE IDENT NO. SIZE
			03640 D
MARD	CARE DEPTH	<i>12-18</i>	6901349
SURT		<i>63</i>	SCALE 2/1 WT SHEET

Figure 10-50. 3.6K Resistor Printed Circuit Board Assembly (6901349)



6901350

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK
	(6/12/63)	RELEASE	11.10.63	



NOTES

- X IBM GEN ASSY SPEC 6000003 APPLIES
- XI MIN ELECTRICAL CLEARANCE TO BE .018
- XII COMPONENTS TO BE ASSEMBLED FLAT AGAINST THE BOARD AND/OR OTHER COMPONENTS
- XIII COMPONENTS TO BE CENTERED BETWEEN HOLES WITHIN .06 INCHES
- XIV LEADS TO BE MAINTAINED AXIAL WITH RESPECT TO COMPONENT BODY WHERE POSSIBLE
- XV PARTMARK 6901350 ASSY PER IBM SPEC 6009974, COLOR BLACK
- XVI JUMPER AND COMPONENT LEADS TO BE BENT FLAT AGAINST BOARD BEFORE DIP SOLDERING
- XVII BLACK BAND DENOTES CATHODE END OF DIODE
- XVIII IDENTIFICATION OF SYMBOLS  
V-VENDOR ITEM-SEE SPEC OR SOURCE CONTROL DWG  
R-REFERENCE QUANTITY

CIRCUIT	INPUT 1	INPUT 2	OUTPUT
A	A	C	B
B	E	D	R

Q1 THRU Q4	13
Q5, Q6	12
C1, C2	11
C3, C4	10
R1, R2	9
R3-R4-R7-R8	8
R5, R6	7
R9 THRU R12	6
R13, R14	5
REF DES	ITEM NO.


4	TRANSISTOR,	344892			88360	13
2	TRANSISTOR,	318324			88360	12
2	V CAP, .25UF, +80% -20%, 50VDC	6075166				11
2	CAP, .01UF, ±10%, 100VDC	491228			88360	10
2	POT, 0-2K	6079650				9
4	RES, 4.75K ± 1%, 1/8W	6079213				8
2	RES, 2.21K ± 1%, 1/8W	6079652				7
4	RES, 2K ± 1%, 1/8W	6079651				6
2	V RES, 1.5K ± 1%, 1/4W	6079653				5
8	SPACER, TRANSISTOR	491299			88360	4
10 IN.	VR WIRE NO. 22 AWG YELLOW	6036152				3
AR	SOLDER (6032357)	Sn 60 AR	QQ-S-571			2
1	SMS CARD	6901351				1

LIST OF MATERIAL OR PARTS LIST			
UNLESS NOTED BREAK CORNERS OUTSIDE	MIN	MAX	DESIGNED
LINE			DATE
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART			11/17/63
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES - TOLERANCE ON 2 PLACE DECIMALS			DRAWN BY
			MD & E
			DATE
			11-13-63
			DRAWING CHECK
			10
			DESIGN APPROVAL
			10/21/63
			DATE
			11/13/63
			SCALE
			2/1
			WT
			SHEET
			1 OF 2

Figure 10-51. Temperature Monitoring Printed Circuit Board Assembly (6901350) (Sheet 1 of 2)

6901350

REVISIONS					
BY	ENGRG NOTICE	DESCRIPTION	DATE	CHK	APPROVAL
	66112-B3	RELEASE	11.10.64		





QTY REQD	SYM-BOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CORNERS		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.			
OUTSIDE	MIN	MAX	12-3-64	FEDERAL SYSTEMS DIVISION			
INSIDE	MIN	MAX		590 MADISON AVE. NEW YORK 22, N. Y.			
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART		DESIGN CHECK	11/1/63	TITLE			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES		DRAWN BY	MD & E	11/2-63			
2 PLACE DECIMALS	3 PLACE DECIMALS	ANGLES		PRINTED CIRCUIT BOARD ASSY - TEMPERATURE MONITORING CARD			
MATL		DRAWING CHECK		CODE IDENT NO. SIZE			
HARD CASE DEPTH		DESIGN APPROVAL		7.C. 12/1/63		03640 D 6901350	
SURT TREAT		W.S. Kittle		1/1/64		SCALE NONE WT SHEET 2	

Figure 10-51. Temperature Monitoring Printed Circuit Board Assembly (6901350) (Sheet 2)

6901354

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
66112B4		RELEASE	11 18 64	



- NOTES
- X IBM GEN ASSY SPEC 6000003 APPLIES
  - XI MIN ELECTRICAL CLEARANCE TO BE .018
  - XII COMPONENTS TO BE ASSEMBLED FLAT AGAINST THE BOARD AND/OR OTHER COMPONENTS
  - XIII COMPONENTS TO BE CENTERED BETWEEN HOLES WITHIN .06 INCHES
  - XIV LEADS TO BE MAINTAINED AXIAL WITH RESPECT TO COMPONENT BODY WHERE POSSIBLE
  - XV PARTMARK 6901354 ASSY PER IBM SPEC 6009974, COLOR BLACK
  - XVI JUMPER AND COMPONENT LEADS TO BE BENT FLAT AGAINST BOARD BEFORE DIP SOLDERING
  - XVII BLACK BAND DENOTES CATHODE END OF DIODE
  - XVIII IDENTIFICATION OF SYMBOLS  
V-VENDOR ITEM-SEE SPEC OR SOURCE CONTROL DWG  
R-REFERENCE QUANTITY

REF DES	ITEM NO.
R6	8
R5	7
R3 R4	6
R1	5
R2	4


QTY REQD	SYM-BOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
1		4.53K±1% 1/8W	6079981				8
1		6.65K±1% 1/8W	6079979				7
2		1.78K±1% 1/8W	6079671				6
1		1.78K±1% 1/8W	6079980				5
1		RESISTOR 1.4K±1% 1/8W	6079011				4
16 IN.		WIRE #22 AWG, YEL	6036152				3
AR		SOLDER (6032357)	Sn 60 AR	QQ-S-571			2
1		SMS CARD	492345			88360	1

LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CORNERS	DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.				
OUTSIDE	MIN	MAX	FEDERAL SYSTEMS DIVISION				
INSIDE	MIN	MAX	690 MADISON AVE. NEW YORK 22, N. Y.				
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART	DESIGN CHECK		TITLE				
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES	TOLERANCE ON DRAWN		PRINTED CIRCUIT BOARD ASSY-RESISTOR CARD, SCR				
2 PLACE DECIMALS	3 PLACE DECIMALS	ANGLES					
MATL	DRAWING CHECK						
HARD	CASE DEPTH	DESIGN APPROVAL	FE	DATE	CODE IDENT NO.	SIZE	
TREAT		WSK		11/16/64	03640	D	6901354
					SCALE 2/1	WT	SHEET

Figure 10-52. SCR Resistor Printed Circuit Board Assembly (6901354)

6901355 A

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
	6/12BJ	RELEASE	01.10.54	
A	66112DB	(1-3) ADD NOTE XIX	02.08.61	EVANS



- NOTES
- X IBM GEN ASSY SPEC 6000003 APPLIES
  - XI MIN ELECTRICAL CLEARANCE TO BE .018
  - XII COMPONENTS TO BE ASSEMBLED FLAT AGAINST THE BOARD AND/OR OTHER COMPONENTS
  - XIII COMPONENTS TO BE CENTERED BETWEEN HOLES WITHIN .06 INCHES
  - XIV LEADS TO BE MAINTAINED AXIAL WITH RESPECT TO COMPONENT BODY WHERE POSSIBLE
  - XV PARTMARK 6901355 ASSY PER IBM SPEC 6009974, COLOR BLACK
  - XVI JUMPER AND COMPONENT LEADS TO BE BENT FLAT AGAINST BOARD BEFORE DIP SOLDERING
  - XVII BLACK BAND DENOTES CATHODE END OF DIODE
  - XVIII IDENTIFICATION OF SYMBOLS  
V-VENDOR ITEM-SEE SPEC OR SOURCE CONTROL DWG  
R-REFERENCE QUANTITY
  - XIX GREY BAND ON (A) DENOTES ANODE SIDE OF DIODE

CIRCUIT	INPUT PIN	OUTPUT PIN
A	B	R
B	C	G
C	D	Q
D	E	F

QTY REQD	SYM	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
4	V	RES, 825Ω, 1/8W, ±1%	6079920				12
4	V	RES, 1.1K, 1/4W, ±1%	6079008				11
4	V	RES, 383Ω, 1/2W, ±1%	6079047				10
4	V	RES, 402Ω, 1/2W, ±1%	6079009				9
8	V	TRANSISTOR	6079006				8
4	V	DIODE	6017645		NOTE XVII		7
4	V	DIODE, ZENER	6079005		NOTE XIX		6
3		CAP, .01μf, 100VDC, ±10%	491228			88360	5
8		PAD	483070			88360	4
10 IN	VR	WIRE #22 GA, YELLOW	6036152				3
AR		SOLDER (6032357)	Sn 60 AR	QQ-S-571			2
1		SMS CARD	6901331				1


Q1	Q8	8
R13	R16	12
R9	R12	11
R5	R8	10
R1	R4	9
CR1	CR4	7
VR1	VR4	6
C1 THRU C3		5
REF DES	ITEM NO.	

LIST OF MATERIAL OR PARTS LIST				
UNLESS NOTED BREAK CORNERS OUTSIDE	DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP. FEDERAL SYSTEMS DIVISION	
1/8 INCH	E. Wood	12-31-62	580 MADISON AVE. NEW YORK 22, N. Y.	
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART	DESIGN CHECK		TITLE	
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES - TOLERANCE ON 2 PLACES 3 PLACE DECIMALS ANGLES	F. Condit	1/1/63	PRINTED CIRCUIT BOARD ASSY-TRANSLATOR, AN4	
	DRAWN	12/17/63	CODE IDENT NO. SIZE	
	MD EE		03640 D 6901355	
	DRAWING CHECK		SCALE 2/1 WT SHEET 1 OF 2	
	DESIGN APPROVAL	12/17/63		
	W. S. Kittle	1/3/64		

Figure 10-53. AN4 Translator Printed Circuit Board Assembly (6901355) (Sheet 1 of 2)

6901355 A

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
	661128J	RELEASE	11.10.63	
A	661128B (1-3)	ADD NOTE XIX	12.18.63	EVANS




QTY	SYM	NOMENCLATURE	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE	ITEM
REQD	BOL	OR DESCRIPTION				IDENT NO.	NO.
LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CORNERS		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.			
OUTSIDE	MIN	MAX	12/31-63	FEDERAL SYSTEMS DIVISION			
INSIDE	MIN	MAX		500 MADISON AVE. NEW YORK 22, N. Y.			
FALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART		DESIGN CHECK		TITLE			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. TOLERANCE ON:		DRAWN	1/1/64	PRINTED CIRCUIT BOARD ASSY-TRANSLATOR, AN4			
2 PLACE	3 PLACE		12/18/63				
DECIMALS	DECIMALS	ANGLES					
MATERIAL		DRAWING CHECK					
HARD CASE DEPTH		DESIGN APPROVAL	12-2/63	CODE IDENT NO.	SIZE	6901355	
TREAT			1/7/64	03640	D		
				SCALE	NONE	WT	SHEET 2

Figure 10-53. AN4 Translator Printed Circuit Board Assembly (6901355) (Sheet 2)

6901356

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
	661128A	RELEASE	8/20/64	



- NOTES
- X IBM GEN ASSY SPEC 6000003 APPLIES
  - XI MIN ELECTRICAL CLEARANCE TO BE .018
  - XII COMPONENTS TO BE ASSEMBLED FLAT AGAINST THE BOARD AND/OR OTHER COMPONENTS
  - XIII COMPONENTS TO BE CENTERED BETWEEN HOLES WITHIN .06 INCHES
  - XIV LEADS TO BE MAINTAINED AXIAL WITH RESPECT TO COMPONENT BODY WHERE POSSIBLE
  - XV PARTMARK 6901356 ASSY PER IBM SPEC 6009974, COLOR BLACK
  - XVI JUMPER AND COMPONENT LEADS TO BE BENT FLAT AGAINST BOARD BEFORE DIP SOLDERING
  - XVII BLACK BAND DENOTES CATHODE END OF DIODE
  - XVIII IDENTIFICATION OF SYMBOLS  
V-VENDOR ITEM-SEE SPEC OR SOURCE CONTROL DWG  
R-REFERENCE QUANTITY

CIRCUIT	INPUT PIN	OUTPUT PIN
A	G	B
B	E	A
C	D	C
D	R	Q

REF DES	ITEM NO.
R1-R4	8
Q5-Q8	7
Q1-Q4	6
CR1-CR4	5
C1 & C2	4


QTY REQD	SYM	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
8		PAD	483070			88360	9
4	V	RESISTOR 26.1Ω ±1% 1/4W	6079906				8
4	V	TRANSISTOR	6079006				7
4	V	TRANSISTOR	6079221				6
4	V	DIODE	6017645				5
2		CAP. 0.1UF ±10% 100VDC	491228			88360	4
6 IN.	W/R	WIRE NO.22AWG YEL	6036152				3
AR		SOLDER (6032357)	Sn 60 AR	QQ-S-571			2
1		SMS CARD	6901357				1

LIST OF MATERIAL OR PARTS LIST			
UNLESS NOTED BREAK CORNERS	DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.
OUTSIDE	J. E. Wood	1/26/64	FEDERAL SYSTEMS DIVISION
INSIDE			590 MADISON AVE. NEW YORK 22, N. Y.
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART	DESIGN CHECK		TITLE
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCE ON 2 PLACE DECIMALS 3 PLACE DECIMALS ANGLES	W A Melton	12-64	PRINTED CIRCUIT BOARD ASSY-CD1
	DRAWN	12-63	
	MD :: E		
	DRAWING CHECK		
MATL			
HARD	DESIGN APPROVAL	1-7	CODE IDENT NO. SIZE
SURF TREAT	E. McLaughlin	1-8	03640 D 6901356
		64	SCALE 2/1 WT SHEET 1 OF 2

Figure 10-54. CD1 Printed Circuit Board Assembly (6901356) (Sheet 1 of 2)

6901356

REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
	661128M	RELEASE	12-64	




QTY REQD	SYM-BOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CORNERS		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.			
OUTSIDE	MIN	BY <i>J. E. Wood</i>	12-64	FEDERAL SYSTEMS DIVISION			
INSIDE	MAX			590 MADISON AVE. NEW YORK 22, N. Y.			
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART		DESIGN CHECK		TITLE			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES - TOLERANCE ON 2 PLACE DECIMALS DECIMALS ANGLES		DRAWN	12-64	PRINTED CIRCUIT BOARD ASSY-CD			
		DRAWING CHECK	12-63				
MATERIAL		DESIGN APPROVAL	1-7	CODE IDENT NO.	SIZE		
		BY <i>R. J. Jones</i>	63	03640	D	6901356	
HARD SURF TREAT		BY <i>E. M. Lee</i>	1-8	SCALE	NONE	WT	SHEET 2

Figure 10-54. CD1 Printed Circuit Board Assembly (6901356) (Sheet 2)

6901358

SYM	ENGRG NOTICE	DATE	DESCRIPTION
	6/12/64		RELEASE



CIRCUIT	INPUT PIN.	OUTPUT PIN.
A	G	A
B	F	B
C	D	C
D	E	R

REF DES	ITEM NO.
R9-R12	10
R5-R8	9
R1-R4	8
Q1-Q4, Q9-Q12	7
Q5-Q8	6
C1 & C2	5

**NOTES**

- X** IBM GEN ASSY SPEC 600003 APPLIES
- XI** MIN ELECTRICAL CLEARANCE TO BE .018
- XII** COMPONENTS TO BE ASSEMBLED FLAT AGAINST THE BOARD AND/OR OTHER COMPONENTS
- XIII** COMPONENTS TO BE CENTERED BETWEEN HOLES WITHIN .06 INCHES
- XIV** LEADS TO BE MAINTAINED AXIAL WITH RESPECT TO COMPONENT BODY WHERE POSSIBLE
- XV** PARTMARK 6901358 ASSY PER IBM SPEC 6009974, COLOR BLACK
- XVI** JUMPER AND COMPONENT LEADS TO BE BENT FLAT AGAINST BOARD BEFORE DIP SOLDERING
- XVII** BLACK BAND DENOTES CATHODE END OF DIODE
- XVIII** IDENTIFICATION OF SYMBOLS  
V-VENDOR ITEM-SEE SPEC OR SOURCE CONTROL DWG  
R-REFERENCE QUANTITY

QTY REQD	SYM. BOL.	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE IDENT NO.	ITEM NO.
4	V	61.9n±1% 1/2W	6079907				10
4	V	1.0K±1% 1/4W	6079905				9
4	V	RESISTOR 1.0K±1% 1/8W	6079220				8
8	V	TSTR	6079909				7
4	V	TSTR	6079006				6
2		CAP. .01UF ±10% 100VDC	491228			88360	5
12		PAD	483070			88360	4
101N	V	WIRE NO.22AWG YEL	6036152				3
AR		SOLDER (6032357)	Sn 60 AR	QQ-S-571			2
1		SMS CARD	6901359				1


LIST OF MATERIAL OR PARTS LIST			
UNLESS NOTED BREAK CORNERS	DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.
OUTSIDE MIN MAX	J. E. Wood	1-2-64	FEDERAL SYSTEMS DIVISION
INSIDE MIN MAX			580 MADISON AVE.
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART	DESIGN CHECK	1/2/64	NEW YORK 22, N. Y.
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCE ON	DRAWN	MD & E	TITLE
2 PLACE DECIMALS	DRAWING CHECK		PRINTED CIRCUIT BOARD ASSY- SC3
3 PLACE DECIMALS			
ANGLES	DESIGN APPROVAL	E. M. Lee	CODE IDENT NO. SIZE
			03640 D 6901358
			SCALE 2/1 WT
			SHEET 1 OF 2

Figure 10-55. SC3 Printed Circuit Board Assembly (6901358) (Sheet 1 of 2)



REVISIONS				
SYM	ENGRG NOTICE	DESCRIPTION	DATE	CHK APPROVAL
661128W		RELEASE	10-2-64	

6901358



QTY REQD	SYM-BOL	NOMENCLATURE OR DESCRIPTION	PART OR IDENTIFYING NO.	SPECIFICATION	MATERIAL OR NOTES	CODE	ITEM (SERIAL NO.)
LIST OF MATERIAL OR PARTS LIST							
UNLESS NOTED BREAK CORNERS		DESIGNED	DATE	INTERNATIONAL BUSINESS MACHINES CORP.			
OUTSIDE		<i>J. E. Wood</i>	12-30-63	FEDERAL SYSTEMS DIVISION			
INSIDE				580 MADISON AVE. NEW YORK 22, N. Y.			
ALL DIMENSIONS AND TOLERANCES APPLY TO FINISHED PART		DESIGN CHECK		TITLE			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES		<i>Rogers</i>	1/64	PRINTED CIRCUIT BOARD ASSY- SC3			
TOLERANCE ON 2 PLACE DECIMALS		DRAWN	12 18 63				
TOLERANCE ON 3 PLACE DECIMALS							
ANGLES		DRAWING CHECK					
MATERIAL		DESIGN APPROVAL	<i>EC</i>	CODE IDENT NO.	SIZE		
HARD		<i>Rogers</i>	1-7	03640	D	6901358	
SURF TREAT		<i>E. M. Lee</i>	1-8	SCALE	NONE	WT	SHEET 2

Figure 10-55. SC3 Printed Circuit Board Assembly (6901358) (Sheet 2)

LOGIC SYMBOLS

In the list that follows, each type of logic symbol on the LVDCME ALD's is described. Each typical ALD symbol is shown with the corresponding symbol (if any) used in the simplified logic diagrams on figure 10-30; some of the circuits indicated on the ALD's (such as resistive loads and diode clamps) were not indicated on figure 10-30 because they performed no logic function.









The two letters on the third line of each ALD symbol indicate the nominal levels of input and output voltage for that circuit. The levels represented by these letters are shown in the following table.



Symbol	Voltage Levels (Nominal)	
	"0" Level	"1" Level
Y	0 VDC	-6 VDC
S	0 VDC	-12 VDC
V	Special	Special
B	Special	Special









The "Special" levels indicated by B and V are explained in the description of the logic circuits to which they apply; the B notation usually indicates positive logic levels.

Circuit/Definition	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)
<p>1. AND. The output of an AND circuit is the logical AND of its inputs. When all inputs are "1's", the output is a "1"; if any input is a "0", the output is a "0". The AND circuit may have two or more inputs.</p>		
<p>2. AND-INVERTER. This circuit performs the logical AND and INVERT functions. When all inputs are "1's", the output is a "0"; if any input is a "0", the output is a "1". The AND-INVERTER circuit may have two or more inputs.</p>		









Note: The functional symbol "+O" may be substituted for "-A".









Circuit/Definition	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)
<p>3. <b>AND-OR-INVERTER.</b> This circuit performs the logical AND, OR, and INVERT functions. The relation between the inputs and outputs is the same as the AND-INVERTER circuit. However the output transistor of this circuit allows the outputs of several AND-OR-INVERTER circuits to be connected (OR'd) together. A "0" output from any AND-OR-INVERTER circuit of an "OR'd" group of circuits will force a "0" output from the group. The AND-OR-INVERTER circuit may have two or more inputs.</p>	 <p>Note</p> <p>The functional symbol "O O" may be substituted for "-AO".</p>	
<p>4. <b>CLOCK DRIVER.</b> This circuit is used as a level shifter to drive a TRANSLATOR-INVERTER circuit. A low positive voltage input produces a "1" output (+6 VDC); a low negative voltage input produces a "0" output (0 VDC).</p>		
<p>5. <b>DELAY.</b> This circuit delays only the positive transition of its input; a delay occurs only when the input changes from a "1" (-6 VDC) to a "0" (0 VDC). The nominal delay duration is indicated above the symbol. A "1" input causes a "1" output.</p>	<p>X USEC</p> 	<p>X USEC</p> 
<p>6. <b>DELAY CLOCK MONITOR.</b> This circuit monitors delay line clock pulses; its normal output is a "0". If its input level is not changed from a "1" to a "0" or from a "0" to a "1" during a time of 400 NSEC, its output is forced to a "1" at the end of the 400 NSEC period.</p>	<p>400 NSEC DELY</p> 	<p>400 NSEC</p> 
<p>Note</p> <p>The sampling period of this circuit is adjustable.</p>		

Circuit/Definition	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)
<p>7. DELAY LINE DRIVER. This circuit always feeds a DELAY line. A "1" at either input causes a pulse to be emitted at both outputs. The output pulses are tapped from a resistive divider network.</p>		
<p>8. DETECTOR. This circuit senses the outputs from a delay line. A "1" input to the delay line causes the DETECTOR's normally "1" output to become a "0".</p>		
<p>9. DIODE. This circuit is a diode clamped to ground.</p> 		<p>None</p>
<p>10. DIODE. This circuit is a diode clamped to -6 VDC.</p> 		<p>None</p>
<p>11. DRIVER TERMINATOR. This circuit is a signal shaper, inverter, and low impedance matching device.</p>		

Circuit/Definition	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)						
<p>12. <b>INVERTER.</b> The output of this circuit is the inverse of its input; a "1" input results in a "0" output and vice versa.</p>								
<p>13. <b>INVERTER (POWER).</b> This circuit performs signal inversion and amplification; a "1" input results in a "0" output and vice versa.</p>								
<p>14. <b>INVERTER-OR.</b> This circuit performs signal inversion; a "1" input results in a "0" output and vice versa. The output transistor of this circuit allows several INVERTER-OR circuits to be connected ("OR'd") together. A "0" output from any INVERTER-OR circuit of an "OR'd" group of circuits will force a "0" output from the group.</p>								
<p>15. <b>LAMP DRIVER.</b> A "1" input causes the LAMP DRIVER to turn on its associated indicator lamp; a "0" input causes the LAMP DRIVER to turn off its associated indicator lamp. The input-output levels are as follows:</p> <table border="1" data-bbox="175 1524 545 1650"> <thead> <tr> <th>Input</th> <th>Output</th> </tr> </thead> <tbody> <tr> <td>"1" (-6 VDC)</td> <td>0 VDC</td> </tr> <tr> <td>"0" (0 VDC)</td> <td>-12 VDC</td> </tr> </tbody> </table> <p>Note</p> <p>One side of the indicator lamp is connected to -12 VDC; the other side is connected to the output of the LAMP DRIVER. When the output of the LAMP DRIVER is 0 VDC, the potential</p>	Input	Output	"1" (-6 VDC)	0 VDC	"0" (0 VDC)	-12 VDC	 <p>Note</p> <p>The "DI" functional symbol represents "Driver, Indicator". Some of these blocks do not show the difference between</p>	
Input	Output							
"1" (-6 VDC)	0 VDC							
"0" (0 VDC)	-12 VDC							









Circuit/Definition	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)						
<p style="text-align: center;">Note (cont)</p> <p>difference of 12 volts across the lamp lights the lamp.</p> <p>16. LATCH 8. This circuit is a bistable device that becomes set when the "1" Set Inputs become "1's"; it is reset when the "1" Reset Input becomes a "1". This circuit also acts as a translator; the nominal input-output levels are as follows:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Input</th> <th>Output</th> </tr> </thead> <tbody> <tr> <td>"1" (+6 VDC)</td> <td>"1" (-6 VDC)</td> </tr> <tr> <td>"0" (0 VDC)</td> <td>"0" (0 VDC)</td> </tr> </tbody> </table> <p>17. LINE DRIVER. This circuit functions as a signal driver and low impedance matching device.</p> <p>18. OR-INVERTER. This circuit performs the logical OR and INVERT functions. When all inputs are "0's", the output is a "1"; if any input is a "1", the output is a "0". This circuit may have two or more inputs.</p>	Input	Output	"1" (+6 VDC)	"1" (-6 VDC)	"0" (0 VDC)	"0" (0 VDC)	<p style="text-align: center;">Note (cont)</p> <p>the input and output voltage levels; the Y Y notation on these blocks is incorrect.</p> <div style="text-align: center;"> <p>LATCH</p> </div> <div style="text-align: center; margin-top: 20px;"> <p style="text-align: center;">Note</p> <p>The "DL" functional symbol represents "Driver, Line".</p> </div> <div style="text-align: center; margin-top: 20px;"> </div> <p style="text-align: center; margin-top: 20px;">Note: The functional symbol "+A" may be substituted for "-O".</p>	<div style="text-align: center; margin-top: 100px;"> </div> <div style="text-align: center; margin-top: 100px;"> </div> <div style="text-align: center; margin-top: 100px;"> </div>
Input	Output							
"1" (+6 VDC)	"1" (-6 VDC)							
"0" (0 VDC)	"0" (0 VDC)							



Circuit/Description	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)						
<p>19. <b>OR-INVERTER-OR.</b> This circuit functions in the same manner as the OR-INVERTER. The outputs of many OR-INVERTER-OR's may be connected (OR'd) together. A "0" output from any OR-INVERTER-OR circuit of an "OR'd" group of circuits will force a "0" output from the group. This circuit may have two or more inputs.</p>								
<p>20. <b>OSCILLATOR.</b> This circuit generates a square-wave signal (0 VDC to -6 VDC) at a 2.048 MC frequency.</p>	<p>2.048MC</p> 	<p>2.048MC</p> 						
<p>21. <b>POWER DRIVER.</b> This circuit provides circuit matching and power amplification. A "1" input causes a "1" output; a "0" input causes a "0" output.</p>	 <p>Note</p> <p>The "DE" functional symbol represents "Driver, Emitter". The output portion of this circuit is an emitter follower.</p>							
<p>22. <b>RELAY DRIVER.</b> This circuit functions as a level shifter to enable a "1" to energize a relay coil. The input-output relationship is as follows:</p> <table border="1" data-bbox="170 1732 568 1858"> <thead> <tr> <th>Input</th> <th>Output</th> </tr> </thead> <tbody> <tr> <td>"1" (-6 VDC)</td> <td>0 VDC</td> </tr> <tr> <td>"0" (0 VDC)</td> <td>-26.5 VDC</td> </tr> </tbody> </table>	Input	Output	"1" (-6 VDC)	0 VDC	"0" (0 VDC)	-26.5 VDC	 <p>Note: The "DR" functional symbol represents "Driver, Relay".</p>	
Input	Output							
"1" (-6 VDC)	0 VDC							
"0" (0 VDC)	-26.5 VDC							

Circuit/Description	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)
<p style="text-align: center;">Note</p> <p>One side of the relay coil is connected to -26.5 VDC; the other side is connected to the output of the RELAY DRIVER. When the output of the RELAY DRIVER is 0 VDC, the potential difference of 26.5 volts across the relay coil energizes the relay coil.</p>		
<p>23. RESISTOR. This circuit is a 1K resistor connected to -12 VDC.</p> 		<p style="text-align: center;">None</p>
<p>24. RESISTOR. This circuit is a 6.2K resistor connected to -12 VDC.</p> 		<p style="text-align: center;">None</p>
<p>25. RESISTOR. This circuit is a 3.6K resistor connected to +12 VDC.</p> 		<p style="text-align: center;">None</p>
<p>26. RESISTOR. This circuit is a resistive divider network.</p> 		<p style="text-align: center;">None</p>



Circuit/Description	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)						
<p>27. SINGLE SHOT. (Dual Input). A negative-going transition at the input causes the SINGLE SHOT to produce a negative output pulse whose negative transition is coincident with the negative transition at the input. The output is fed back to hold the SINGLE SHOT on for the duration of the pulse. The nominal duration of the pulse is shown above the symbol.</p>								
<p>28. SINGLE SHOT (Tri-Input). Any or all three inputs may be connected; an unconnected input (indicated by the absence of that input) is effectively a "1" input. All inputs must be "1's" to trigger the SINGLE SHOT. The negative-going transition of the last input to become a "1" triggers the single shot, forcing it to produce a negative output pulse whose negative transition is coincident with the triggering transition of its input. The nominal duration of the pulse is shown above the symbol.</p>								
<p>29. TRANSLATOR. This circuit is a level shifter that converts the negative logic levels used in the LVDCME logic to the positive levels used in the computer and LVDCME self-check circuitry. A "1" input causes a "1" output, and a "0" input causes a "0" output. The nominal input-output levels are as follows:</p>								
<table border="0"> <thead> <tr> <th style="text-align: center;"><u>Input</u></th> <th style="text-align: center;"><u>Output</u></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">"1" (-6 VDC)</td> <td style="text-align: center;">"1" (+6 VDC)</td> </tr> <tr> <td style="text-align: center;">"0" (0 VDC)</td> <td style="text-align: center;">"0" (0 VDC)</td> </tr> </tbody> </table>	<u>Input</u>	<u>Output</u>	"1" (-6 VDC)	"1" (+6 VDC)	"0" (0 VDC)	"0" (0 VDC)	<p style="text-align: center;">Note</p> <p>This description also applies to the <math>\phi</math> NA2 TSLT circuit.</p>	
<u>Input</u>	<u>Output</u>							
"1" (-6 VDC)	"1" (+6 VDC)							
"0" (0 VDC)	"0" (0 VDC)							

Circuit/Description	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)						
<p>30. TRANSLATOR. This level shifter is used only in the LVDCME self-check circuitry. The nominal input-output levels are as follows:</p> <table border="0" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;"><u>Input</u></th> <th style="text-align: center;"><u>Output</u></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">"1" (+5 VDC)</td> <td style="text-align: center;">"1" (+1 VDC)</td> </tr> <tr> <td style="text-align: center;">"0" (0 VDC)</td> <td style="text-align: center;">"0" (-1 VDC)</td> </tr> </tbody> </table> <p>A "1" input causes a "1" output, and a "0" input causes a "0" output.</p>	<u>Input</u>	<u>Output</u>	"1" (+5 VDC)	"1" (+1 VDC)	"0" (0 VDC)	"0" (-1 VDC)		
<u>Input</u>	<u>Output</u>							
"1" (+5 VDC)	"1" (+1 VDC)							
"0" (0 VDC)	"0" (-1 VDC)							
<p>31. TRANSLATOR. See Item 30. The nominal input-output levels are as follows:</p> <table border="0" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;"><u>Input</u></th> <th style="text-align: center;"><u>Output</u></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">"1" (-6 VDC)</td> <td style="text-align: center;">"1" (+8 VDC)</td> </tr> <tr> <td style="text-align: center;">"0" (0 VDC)</td> <td style="text-align: center;">"0" (-2 VDC)</td> </tr> </tbody> </table>	<u>Input</u>	<u>Output</u>	"1" (-6 VDC)	"1" (+8 VDC)	"0" (0 VDC)	"0" (-2 VDC)		
<u>Input</u>	<u>Output</u>							
"1" (-6 VDC)	"1" (+8 VDC)							
"0" (0 VDC)	"0" (-2 VDC)							
<p>32. TRANSLATOR-INVERTER. This circuit performs level shifting and inversion. This circuit converts the positive logic levels used in the computer and LVDCME self-check circuitry to the negative logic levels used in the LVDCME logic. A "1" input causes a "0" output, and a "0" input causes a "1" output. The nominal input-output levels are as follows:</p> <table border="0" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;"><u>Input</u></th> <th style="text-align: center;"><u>Output</u></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">"1" (+6 VDC)</td> <td style="text-align: center;">"0" (0 VDC)</td> </tr> <tr> <td style="text-align: center;">"0" (0 VDC)</td> <td style="text-align: center;">"1" (-6 VDC)</td> </tr> </tbody> </table>	<u>Input</u>	<u>Output</u>	"1" (+6 VDC)	"0" (0 VDC)	"0" (0 VDC)	"1" (-6 VDC)	 <p style="text-align: center;">Note</p> <p>This description also applies to the <math>\phi</math>AN4 and <math>\phi</math>ANM TSLI circuits.</p>	
<u>Input</u>	<u>Output</u>							
"1" (+6 VDC)	"0" (0 VDC)							
"0" (0 VDC)	"1" (-6 VDC)							
<p>33. TRANSLATOR-INVERTER. This circuit always feeds a DELAY CLOCK MONITOR circuit. The nominal input-output levels are as follows:</p> <table border="0" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;"><u>Input</u></th> <th style="text-align: center;"><u>Output</u></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">"1" (+10 VDC)</td> <td style="text-align: center;">"0" (0 VDC)</td> </tr> <tr> <td style="text-align: center;">"0" (0 VDC)</td> <td style="text-align: center;">"1" (+6 VDC)</td> </tr> </tbody> </table>	<u>Input</u>	<u>Output</u>	"1" (+10 VDC)	"0" (0 VDC)	"0" (0 VDC)	"1" (+6 VDC)		
<u>Input</u>	<u>Output</u>							
"1" (+10 VDC)	"0" (0 VDC)							
"0" (0 VDC)	"1" (+6 VDC)							

Circuit/Description	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-30)
<p>34. TRIGGER 1. This circuit is a bistable device that becomes set (1) if the "1" Set Input becomes a "1" or, (2) if input A is a "0" and input B changes from a "1" to a "0". Similarly, the circuit becomes reset (1) if the "1" Reset Input becomes a "1" or, (2) if input D is a "0" and input C changes from a "1" to a "0".</p> <p>35. TRIGGER 2. This circuit is very similar to the TRIGGER 1. The basic difference is that the circuit becomes reset when input C is a "0" and input B changes from a "1" to a "0". This circuit also provides power amplification.</p>	 <p>Note</p> <p>The functional symbol "T + DE" represents "Trigger and Driver, Emitter".</p>	

GLOSSARY

SYMBOL	DEFINITION
115VACR	115 VOLTS AC TO TAPE READER
115VACR(LT)	115 VOLTS AC RETURN FOR TAPE READER MOTOR.
115VACS	115 VOLTS AC TO SPOOLER.
12 + 14	OPERATION CODES 1 AND 2 OR 1 AND 4.
12 + 24	OPERATION CODES 1 AND 2 OR 2 AND 4.
2BDDTSD NOT	INVERSE 2 BIT DELAY DATA SERIAL OUT.
2BDDTSD	2 BIT DELAY DATA SERIAL OUT.
2 TO EIGHT IND	WORD COUNTER BIT POSITION 2 TO EIGHT, INDICATOR DRIVER OUTPUT.
2 TO EIGHT NOT	INVERSE WORD COUNTER 2 TO EIGHT BIT POSITION.
2 TO ELEVEN IND	WORD COUNTER BIT POSITION 2 TO ELEVEN, INDICATOR DRIVER OUTPUT.
2 TO ELEVEN NOT	INVERSE WORD COUNTER 2 TO ELEVEN BIT POSITION.
2 TO FIVE IND	WORD COUNTER BIT POSITION 2 TO FIVE, INDICATOR DRIVER OUTPUT
2 TO FOUR IND	WORD COUNTER BIT POSITION 2 TO FOUR, INDICATOR DRIVER OUTPUT
2 TO NINE IND	WORD COUNTER BIT POSITION 2 TO NINE, INDICATOR DRIVER OUTPUT
2 TO ONE IND	WORD COUNTER BIT POSITION 2 TO ONE, INDICATOR DRIVER OUTPUT.
2 TO SEVEN IND	WORD COUNTER BIT POSITION 2 TO SEVEN, INDICATOR DRIVER OUTPUT

SYMBOL	DEFINITION
2 TO SIX IND	WORD COUNTER BIT POSITION 2 TO SIX, INDICATOR DRIVER OUTPUT.
2 TO TEN IND	WORD COUNTER BIT POSITION 2 TO TEN, INDICATOR DRIVER OUTPUT.
2 TO THREE IND	WORD COUNTER BIT POSITION 2 TO THREE, INDICATOR DRIVER OUTPUT.
2 TO TWO IND	WORD COUNTER BIT POSITION 2 TO TWO, INDICATOR DRIVER OUTPUT.
2 TO ZERO IND	WORD COUNTER BIT POSITION 2 TO ZERO, INDICATOR DRIVER OUTPUT.
355AM	LEVEL WHICH PREVENTS HALT UNTIL MULTIPLY, MULTIPLY - HOLD OR DIVIDE OPERATIONS ARE COMPLETE.
3MSSS	3 MILLISECOND SINGLE SHOT.
3 OSC NOT	INVERSE 2.048 MEGACYCLE OSCILLATOR.
3 OSC	2.048 MEGACYCLE OSCILLATOR.
3 OSCS NOT	INVERSE 2.048 MEGACYCLE OSCILLATOR, SHIFTED.
3 OSCS	2.048 MEGACYCLE OSCILLATOR, SHIFTED.
500 CPS MV	500 CYCLE PER SECOND MULTIVIBRATOR. SIMULATES TAPE READER TIMING TRACK IN SELF-CHECK MODE.
50 CPS MV	50 CYCLES PER SECOND MULTIVIBRATOR.
+12 CH1 MOD1 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 1, MODULE 1 VOTER CIRCUIT.
+12 CH1 MOD2 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 1, MODULE 2 VOTER CIRCUIT.
+12 CH1 MOD3 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 1, MODULE 3 VOTER CIRCUIT.

SYMBOL	DEFINITION
+12 CH1 MOD4 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 1, MODULE 4 VOTER CIRCUIT.
+12 CH1 MOD5 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 1, MODULE 5 VOTER CIRCUIT.
+12 CH1 MOD6 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 1 MODULE 6 VOTER CIRCUIT.
+12 CH1 MOD7 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 1 MODULE 7 VOTER CIRCUIT.
+12 CH2 MOD1 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 2, MODULE 1 VOTER CIRCUIT.
+12 CH2 MOD2 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 2, MODULE 2 VOTER CIRCUIT.
+12 CH2 MOD3 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 2, MODULE 3 VOTER CIRCUIT.
+12 CH2 MOD4 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 2, MODULE 4 VOTER CIRCUIT.
+12 CH2 MOD5 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 2, MODULE 5 VOTER CIRCUIT.
+12 CH2 MOD6 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 2, MODULE 6 VOTER CIRCUIT.
+12 CH2 MOD7 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 2, MODULE 7 VOTER CIRCUIT.
+12 CH3 MOD4 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 3, MODULE 4 VOTER CIRCUIT.
+12 CH3 MOD5 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 3, MODULE 5 VOTER CIRCUIT.

SYMBOL	DEFINITION
+12 CH3 MOD6 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 3, MODULE 6 VOTER CIRCUIT.
+12 CH3 MOD7 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 3, MODULE 7 VOTER CIRCUIT.
+12 CH 3 MOD 1 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 3, MODULE 1 VOTER CIRCUIT.
+12 CH 3 MOD 2 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 3, MODULE 2 VOTER CIRCUIT.
+12 CH 3 MOD 3 DR	RELAY DRIVER OUTPUT - ALLOWS 12 VOLTS TO CHANNEL 3, MODULE 3 VOTER CIRCUIT.
+12V CH1 MOD1 THROUGH +12V CH1 MOD7	PLUS 12 VOLTS SWITCHED TO VOTER CIRCUIT FOR CHANNEL 1, MODULES 1 THROUGH 7 SELECTION.
+12V CH2 MOD1 THROUGH +12V CH2 MOD7	PLUS 12 VOLTS SWITCHED TO VOTER CIRCUIT FOR CHANNEL 2, MODULES 1 THROUGH 7 SELECTION.
+12V CH3 MOD1 THROUGH +12V CH3 MOD7	PLUS 12 VOLTS SWITCHED TO VOTER CIRCUIT FOR CHANNEL 3, MODULES 1 THROUGH 7 SELECTION.
+6 CH1 OR CH2 MOD1 DR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 2 MODULE 1 VOTER INPUT CIRCUIT.
+6 CH1 OR CH2 MOD2 DR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 2 MODULE 2 VOTER INPUT CIRCUIT.
+6 CH1 OR CH2 MOD3 DR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 2 MODULE 3 VOTER INPUT CIRCUIT.
+6 CH1 OR CH2 MOD4 DR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 2 MODULE 4 VOTER INPUT CIRCUIT.
+6 CH1 OR CH2 MOD5 DR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 2 MODULE 5 VOTER INPUT CIRCUITS.

SYMBOL	DEFINITION
+6 CH1 OR CH2 MOD6 DR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 2 MODULE 6 VOTER INPUT CIRCUIT.
+6 CH1 OR CH2 MOD7 DR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 2 MODULE 7 VOTER INPUT CIRCUIT.
+6 CH1 OR CH3 MOD1 DR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 3 MODULE 1 VOTER INPUT CIRCUIT.
+6 CH1 OR CH3 MOD2 DR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 3 MODULE 2 VOTER INPUT CIRCUIT.
+6 CH1 OR CH3 MOD3 DR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 3 MODULE 3 VOTER INPUT CIRCUIT.
+6 CH1 OR CH3 MOD4 DR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 3 MODULE 4 VOTER INPUT CIRCUIT.
+6 CH1 OR CH3 MOD5 DR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 3 MODULE 5 VOTER INPUT CIRCUIT.
+6 CH1 OR CH3 MOD6 DR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 3 MODULE 6 VOTER INPUT CIRCUIT.
+6 CH1 OR CH3 MOD7 DR	RELAY DRIVER OUTPUT - ALLOWS 6 VOLTS TO CHANNEL 1 OR CHANNEL 3 MODULE 7 VOTER INPUT CIRCUIT.
+6V CH1 MOD1 THROUGH +6V CH1 MOD7	PLUS 6 VOLTS SWITCHED TO VOTER CIRCUIT FOR CHANNEL 1, MODULE S 1 THROUGH 7 SELECTION.
+6V CH2 MOD1 THROUGH +6V CH2 MOD7	PLUS 6 VOLTS SWITCHED TO VOTER CIRCUIT FOR CHANNEL 2, MODULE S 1 THROUGH 7 SELECTION.
+6V CH3 MOD1 THROUGH +6V CH3 MOD7	PLUS 6 VOLTS SWITCHED TO VOTER CIRCUIT FOR CHANNEL 3, MODULE S 1 THROUGH 7 SELECTION.
AIBO NOT ERR	CHANNEL A1 BUFFER OSCILLATOR NOT ERROR LEVEL.
AIDINN	CHANNEL A1, DATA IN, NAND.



SYMBOL	DEFINITION
AIHOPC1T NOT, A2HOPC1T NOT AND A3HOPC1NOT	INVERSE, TRANSLATED CHANNELS A1, A2 AND A3, HOP CONSTANT FOR STORAGE DURING INTERRUPT OPERATION, LATCH OUTPUT.
AIINTC	CHANNEL A1, INTERRUPT TO COMPUTER.
AI-3ALV-A9V	CHANNELS A1 THROUGH A3, ONE OUTPUT OF ADDRESS REGISTER LATCHES 1 THROUGH 9, VOTED ON.
AI-3CST NOT	INVERSE CHANNEL A1 THROUGH A3, COMPUTER SINGLE - STEP.
AI-3HLTN	CHANNEL A1 THROUGH A3, HALT NAND.
AI-3HLT	CHANNEL A1 THROUGH A3 HALT.
AI-3 BON ERR	CHANNELS A1 THROUGH A3, INVERSE BUFFER OSCILLATOR ERROR.
AI-3 BON	CHANNELS A1 THROUGH A3, INVERSE BUFFER OSCILLATOR.
AI-3 CSTN	CHANNELS A1 THROUGH A3, INVERSE COMPUTER SINGLE STEP.
AI-3 DIN	CHANNELS A1 THROUGH A3, DATA IN.
AI-3 EAMV	CHANNELS A1 THROUGH A3, ONE OUTPUT OF LATCH WHICH INDICATES AN ERROR IN EVEN MEMORIES, VOTED ON.
AI-3 EBMV	CHANNELS A1 THROUGH A3, ONE OUTPUT OF LATCH WHICH INDICATES ERRORS IN ODD MEMORIES, VOTED ON.
AI-3 G5VN	CHANNELS A1 THROUGH A3, INVERSE BIT GATE GENERATOR LATCH 5, VOTER OUTPUT.
AI-3 HOPC1V	CHANNELS A1 THROUGH A3, ONE OUTPUT OF THE LATCH WHICH GENERATES THE HOP CONSTANT FOR STORAGE DURING AN INTERRUPT OPERATION, VOTED ON.
AI-3 IOREG	CHANNELS A1 THROUGH A3, INPUT - OUTPUT REGISTER (SIMULATES M D-7 --- LATCH IN COMPUTER MULTIPLICAND DIVISOR REGISTER).

SYMBOL	DEFINITION
AI-3 MD7V	CHANNELS A1 THROUGH A3, ONE SIDE OF LATCH IN MULTIPLICAND DIVISOR REGISTER, VOTED ON.
AI-3 MR1V	CHANNELS A1 THROUGH A3, ONE SIDE OF LATCH IN THE MULTIPLIER QUOTIENT, PRODUCT - QUOTIENT REGISTER CONDITIONED BY THE OUTPUT OF THE ACCUMULATOR DURING THE INITIATION OF EITHER MULTIPLY OPERATION AND BY THE QUOTIENT BITS DURING DIVIDE, VOTED ON.
AI-3 OPIV-OP4V	CHANNELS A1 THROUGH A3, ONE OUTPUT OF OPERATION CODE REGISTER LATCHES 1 THROUGH 4, VOTED ON.
AI-3 PBVN	CHANNELS A1 THROUGH A3, INVERSE PHASE 8, VOTER OUTPUT.
AI-3 PIOV	CHANNELS A1 THROUGH A3, DECODED PROCESS INPUT OUTPUT OPERATIONS, VOTER OUTPUT.
AI-3 PROV	CHANNELS A1 THROUGH A3, ONE SIDE OF LATCH CONTAINING THE OLD PARTIAL PRODUCT DURING EITHER MULTIPLY OPERATION OR FOUR TIMES THE OLD REMAINDER DURING DIVIDE, VOTED ON.
AI-3 TER	CHANNELS A1 THROUGH A3, TIMING ERROR RESET.
AI-3 TLCV	CHANNELS A1 THROUGH A3, ONE OUTPUT OF LATCH INDICATING TWO SIMULTANEOUS MEMORY ERRORS (ABORT CONDITION), VOTED ON.
AI-3 TRSV	CHANNELS A1 THROUGH A3, ONE OUTPUT OF TRANSFER REGISTER SERIAL OUTPUT LATCH, VOTED ON.
AI-3 WDA	CHANNELS A1 THROUGH A3, W CLOCK PULSE DRIVER TO DATA ADAPTER
AI-3 XDA	CHANNELS A1 THROUGH A3, X CLOCK PULSE DRIVER TO DATA ADAPTER
AI-3 YDA	CHANNELS A1 THROUGH A3, Y CLOCK PULSE DRIVER TO DATA ADAPTER
AI-3 ZDA	CHANNELS A1 THROUGH A3, Z CLOCK PULSE DRIVER TO DATA ADAPTER

SYMBOL	DEFINITION
A1-3TERN	CHANNEL A1 THROUGH A3, TIMING ERROR RESET INVERTED.
A1-3TER	CHANNEL A1 THROUGH A3, TIMING ERROR RESET.
A1-3V4 MOD1-MOD7	CHANNELS A1 THROUGH A3, PLUS 6 VOLTS SWITCHED TO VOTER CIRCUITS FOR MODULES 1 THROUGH 7 SELECTION (SIMPLEX MODE).
A1-3V5 MOD1-MOD7	CHANNELS A1 THROUGH A3, PLUS 12 VOLTS SWITCHED TO VOTER CIRCUITS FOR MODULES 1 THROUGH 7 SELECTION (SIMPLEX MODE).
A1 ADR CON NOT	INVERSE, CHANNEL A1 ADDRESS CONTROL.
A2B0 NOT ERR	CHANNEL A2 BUFFER OSCILLATOR NOT ERROR LEVEL.
A2DINN	CHANNEL A2, DATA IN, NAND.
A2INTC	CHANNEL A2, INTERRUPT TO COMPUTER.
A2 ADR CON NOT	INVERSE, CHANNEL A2 ADDRESS CONTROL.
A3B0 NOT ERR	CHANNEL A3, BUFFER OSCILLATOR NOT, ERROR LEVEL
A3DINN	CHANNEL A3, DATA IN, NAND.
A3INTC	CHANNEL A3, INTERRUPT TO COMPUTER.
A3 ADR CON NOT	INVERSE, CHANNEL A3 ADDRESS CONTROL.
AAAAA NOT	INVERSE AAAAA.
AAAAA	TRIS1 OR TRDS1 DURING SELF CHECK AND MEMORY LOAD.
AA NOT	EITHER TAPE READER ADDRESS BIT 8 OR TAPE READER OPERAND ADDRESS BIT 8 DURING MEMORY LOAD.
AA	INVERSE TAPE READER ADDRESS BIT 8 OR INVERSE TAPE READER OPERAND ADDRESS BIT 8 DURING MEMORY LOAD.

SYMBOL	DEFINITION
ABCDEF	INTERMEDIATE CONTROL SIGNAL TO SHIFT CONTROL LATCH.
ADR COMP BB NOT	INVERSE ADDRESS COMPARE FROM PHASE B TO PHASE B, LATCH OUTPUT.
ADR COMP BB	ADDRESS COMPARE FROM PHASE B TO PHASE B, LATCH OUTPUT.
ADR COMP	ADDRESS COMPARE LATCH OUTPUT.
ADRSCW NOT	INVERSE ADDRESS SHIFT - REGISTER CLOCK W (CONTROL).
ADRSCW	ADDRESS SHIFT - REGISTER CLOCK W (CONTROL).
ADRSCX NOT	INVERSE ADDRESS SHIFT - REGISTER CLOCK X (CONTROL).
ADRSCX	ADDRESS SHIFT - REGISTER CLOCK X (CONTROL).
ADRSCY NOT	INVERSE ADDRESS SHIFT REGISTER CLOCK Y (CONTROL).
ADRSCY	ADDRESS SHIFT - REGISTER CLOCK Y (CONTROL).
ADRSCZ NOT	INVERSE ADDRESS SHIFT - REGISTER CLOCK Z (CONTROL).
ADRSCZ	ADDRESS SHIFT - REGISTER CLOCK Z (CONTROL).
ADRSD NOT	INVERSE ADDRESS REGISTER SERIAL OUT.
ADRSD	ADDRESS REGISTER SERIAL OUT.
ADRSD-8	ADDRESS SHIFT REGISTER, ADDRESS BITS 1 THROUGH 8.
ADRSD NOT-ADRSD-8	INVERSE ADDRESS SHIFT REGISTER ADDRESS BITS 1 THROUGH 8.
ADRSD NOT	INVERSE ADDRESS SHIFT - REGISTER ADDRESS BIT 5 DELAYED.
ADRSD	ADDRESS SHIFT - REGISTER ADDRESS BIT 5 DELAYED.
ADRSD-9	ADDRESS SHIFT REGISTER, ADDRESS REGISTER BIT 9.

SYMBOL	DEFINITION
ADRSROP1 NOT-ADRSROP4 NOT	INVERSE ADDRESS SHIFT REGISTER OPERATION CODE BITS 1 THROUGH 4.
ADRSROP1 THROUGH ADRSROP4	ADDRESS SHIFT REGISTER OPERATION CODE BITS 1 THROUGH 4.
ADV=CTR=A=NOT	INVERSE, ADVANCE COUNTER A.
ADV CTR1 NOT	INVERSE ADVANCE WORD COUNTER TO 1.
ADV CTR2 NOT	INVERSE ADVANCE WORD COUNTER TO 2.
ADV CTR3 NOT	INVERSE ADVANCE WORD COUNTER TO 3.
ADV CTR4 NOT	INVERSE ADVANCE WORD COUNTER TO 4.
ADV IND 1 AND 2	ADVANCE TAPE, INDICATOR DRIVER 1 AND 2 OUTPUTS.
ADV TAPE	ADVANCE TAPE LEVEL.
A-14	DATA DISPLAY SHIFT REGISTER CONTROL PULSE. NPHA . NBG14
A-2	DATA DISPLAY SHIFT REGISTER CONTROL PULSE. NPHA . NBG2
A-8 NOT	INVERSE DATA DISPLAY SHIFT REGISTER CONTROL PULSE. (INVERSE NPHA. NBG8)
A-8	DATA DISPLAY SHIFT REGISTER CONTROL PULSE. NPHA . NBG8
ALL CH DR	ALL CHANNELS LEVEL - RELAY DRIVER OUTPUT.
ALL CH IND	GROUND LEVEL TO ALL CHANNELS INDICATOR LAMP WHEN ALL CHANNELS ARE SELECTED.
ALL CH SEL NOT	INVERSE ALL CHANNEL SELECTION LEVEL.
ALL IND	ALL CHANNELS SELECTED, INDICATOR DRIVER OUTPUTS.
ANS	ANSWER.

SYMBOL	DEFINITION
APG	ADVANCE PHASE GENERATOR.
APIO RES	ACCUMULATOR REGISTER PROCESS INPUT/OUTPUT RESET.
AUTO=RELAY=DR=IN	AUTOMATIC MODE, RELAY DRIVER INPUT.
AUTO AND FWD	AUTOMATIC MODE AND FORWARD DRIVE LEVEL.
AUTO A	AUTOMATIC MODE LEVEL, FROM DRIVE SOURCE A.
AUTO B	AUTOMATIC MODE LEVEL, FROM DRIVE SOURCE B.
AUTO C	AUTOMATIC MODE LEVEL, FROM DRIVE SOURCE C.
AUTO IND	AUTOMATIC MODE, INDICATOR DRIVER OUTPUT.
AUTO RELAY COIL	DRIVER OUTPUT TO AUTOMATIC MODE, RELAY COIL.
AUTO R START NOT	INVERSE AUTOMATIC RESTART LEVEL.
AUTO R START	AUTOMATIC RESTART LEVEL.
AUTO RSTART	AUTOMATIC RESTART LEVEL.
BAL-3MRI=NOT	INVERSE, CHANNELS A1 THROUGH A3, BUFFER MRI LEVEL.
BAL-3MRI	CHANNELS A1 THROUGH A3, BUFFER MRI LEVEL.
BB888 NOT	INVERSE BB888.
BB888	TRIS2 OR TRDS2 DURING SELF CHECK AND MEMORY LOAD.
BB NOT	TAPE READER ADDRESS BIT 7 OR TAPE READER OPERAND ADDRESS BIT 7 DURING MEMORY LOAD.
BB	INVERSE TAPE READER ADDRESS BIT 7 OR INVERSE TAPE READER OPERAND ADDRESS BIT 7 DURING MEMORY LOAD.

BCDEFG	SYMBOL	DEFINITION
	BG OUT NOT	LOGIC TIE POINT - AN OR INPUT COMPARE ERROR LEVEL WHICH CAUSES THE COMPARE ERROR PARALLEL LATCH TO SET.
	BIT SYNC ERR NOT	INVERSE BIT GATE OUTPUT.
B-12		INVERSE BIT SYNCHRONIZATION ERROR.
B-6		DATA DISPLAY SHIFT REGISTER CONTROL PULSE. NPHB . NBG12
BOE SIM NOT		DATA DISPLAY SHIFT REGISTER CONTROL PULSE. NPHB . NBG6
BRA14P		INVERSE BUFFER OSCILLATOR ERROR, SIMULATED.
BRB14P		BUFFER REGISTER A, BIT 14 (PARITY) - SPECIAL OUTPUT OF MEMORY PARITY BIT FOR TEST EQUIPMENT.
BSC		BUFFER REGISTER B, BIT 14 (PARITY) - SPECIAL OUTPUT OF MEMORY PARITY BIT FOR TEST EQUIPMENT.
BSE IND		GATE SERIAL COMPARE.
BURBON		BIT SYNC ERROR, INDICATOR DRIVER OUTPUT.
C2 NOT		LATCH OUTPUT, GATES INSTRUCTION ADDRESS BITS INTO HISTORY MODE.
C2		INVERSE CYCLE CONTROL 2 PULSE.
CA1DT NOT		CYCLE CONTROL 2 PULSE.
CA1G5 NOT		INVERSE CONTROL CHANNEL A1 DATA.
CA1P8 NOT		CONTROL, INVERSE CHANNEL A1, BIT GATE GENERATOR 5.
CA1 THROUGH CA3		CONTROL, INVERSE CHANNEL A1, PHASE 8.
CA2DT NOT		CONTROL CHANNEL A1 THROUGH A3.
		INVERSE CONTROL CHANNEL A2 DATA.

SYMBOL	DEFINITION
CA2G5 NOT	CONTROL, INVERSE CHANNEL A2, BIT GATE GENERATOR 5.
CA2PB NOT	CONTROL, INVERSE CHANNEL A2, PHASE B.
CA3DT NOT	INVERSE CONTROL CHANNEL A3 DATA.
CA3G5 NOT	CONTROL, INVERSE CHANNEL A3, BIT GATE GENERATOR 5.
CA3PB NOT	CONTROL, INVERSE CHANNEL A3, PHASE B.
CAC1	CONTROL ADDRESS COMPARE 1.
CAC2	CONTROL ADDRESS COMPARE 2.
CAC3	CONTROL ADDRESS COMPARE 3.
CAT3	COMPARE 3RD DELAY LATCH AT THE END OF THE ACCUMULATOR INSTRUC TION CHANNEL OF THE 31 MICRSECOND DELAY LINE.
CB RUN NOT	INVERSE CB RUN LEVEL.
CB RUN	CHARACTER - COUNTER BIT RUN LEVEL. RESET LEVEL FOR SIX OF TH E NINE POSITION COUNTER LATCHES.
CCCC NOT	INVERSE CCCCC.
CCCC	TRIS3 OR TRDS3 DURING SELF CHECK AND MEMORY LOAD.
CC NOT	TAPE READER ADDRESS BIT 6 OR TAPE READER OPERAND ADDRESS BIT 6 DURING MEMORY LOAD.
CC	INVERSE TAPE READER ADDRESS BIT 6 OR INVERSE TAPE READER OPE RAND ADDRESS BIT 6 DURING MEMORY LOAD.
CODEFGH	LOGIC TIE POINT - AN OR INPUT COMPARE ERROR LEVEL WHICH CAUS ES THE COMPARE ERROR PARALLEL LATCH TO SET.
CORES B3A, B, C AND D	COMPUTER DISPLAY RESET LEVEL FROM DRIVE SOURCES A, B, C AND



SYMBOL	DEFINITION
D OF GATE B3.	INVERSE COMPUTER DISPLAY RESET LATCH OUTPUT.
CDRES NOT	COMPUTER DISPLAY RESET LATCH OUTPUT.
CDRES	COMPARE ERROR, ADDRESS SHIFT REGISTER, INDICATOR DRIVER OUTPUT.
CEADRSR IND	INVERSE COMPARE ERROR, ADDRESS SHIFT REGISTER LATCH OUTPUT.
CEADRSR NOT	COMPARE ERROR, ADDRESS SHIFT REGISTER LATCH OUTPUT.
CEAI3 IND	COMPARE ERROR, AI3 INDICATOR DRIVER OUTPUT.
CEAI3 NOT	INVERSE COMPARE ERROR, AI3 LEVEL.
CEAOC IND	COMPARE ERROR, ADDRESS OPERATION CODE, INDICATOR DRIVER OUTPUT.
CEAOC NOT	INVERSE COMPARE ERROR, ADDRESS OPERATION CODE LATCH OUTPUT.
CEAOC	COMPARE ERROR, ADDRESS OPERATION CODE LATCH OUTPUT
CEBR14 IND	COMPARE ERROR, BUFFER REGISTER 14, INDICATOR DRIVER OUTPUT.
CEBR14 NOT	INVERSE COMPARE ERROR, BUFFER REGISTER 14 LATCH OUTPUT.
CEBR14	COMPARE ERROR, BUFFER REGISTER 14 LATCH OUTPUT.
CEHOPC1 IND	COMPARE ERROR, HOP CONSTANT FOR STORAGE DURING INTERRUPT OPERATION, INDICATOR DRIVER OUTPUT.
CEHOPC1 NOT	INVERSE COMPARE ERROR, HOP CONSTANT FOR STORAGE DURING INTERRUPT OPERATION.
CEIADR IND	COMPARE ERROR INSTRUCTION ADDRESS, INDICATOR DRIVER OUTPUT.
CEINSDR IND	COMPARE ERROR INSTRUCTION DISPLAY REGISTER, INDICATOR DRIVER

SYMBOL	DEFINITION
CEINSDR NOT	OUTPUT. INVERSE COMPARE ERROR INSTRUCTION DISPLAY REGISTER LATCH OUTPUT.
CEINSDR	COMPARE ERROR INSTRUCTION DISPLAY REGISTER LATCH OUTPUT.
CEPAR IND	COMPARE ERROR PARALLEL, INDICATOR DRIVER OUTPUT.
CEPAR	COMPARE ERROR PARALLEL LATCH OUTPUT.
CEPIOADR IND	COMPARE ERROR PROCESS INPUT - OUTPUT ADDRESS REGISTER, INDICATOR DRIVER OUTPUT.
CEPIOADR NOT	INVERSE COMPARE ERROR PROCESS INPUT - OUTPUT ADDRESS REGISTER LATCH OUTPUT.
CEPIOA IND	COMPARE ERROR PROCESS INPUT/OUTPUT ACCUMULATOR, INDICATOR DRIVER OUTPUT.
CEPIOA NOT	INVERSE COMPARE ERROR PROCESS INPUT/OUTPUT ACCUMULATOR LATCH OUTPUT.
CEPIOM IND	COMPARE ERROR PROCESS INPUT/OUTPUT MEMORY, INDICATOR DRIVER OUTPUT.
CEPIOM NOT	INVERSE COMPARE ERROR PROCESS INPUT/OUTPUT MEMORY LATCH OUTPUT.
CERR NOT	INVERSE COMPARE ERROR OR INVERSE ERROR.
CERR	COMPARE ERROR OR ERROR.
CE NOT	INVERSE COMPARE ERROR.
CE	COMPARE ERROR LEVEL.
CESER IND	COMPARE ERROR SERIAL, INDICATOR DRIVER OUTPUT

SYMBOL	DEFINITION
CESSMBR IND	COMPARE ERROR SECTOR, SYLLABLE, MODULE, BUFFER REGISTER, INDICATOR DRIVER OUTPUT.
CESSMBR NOT	INVERSE COMPARE ERROR SECTOR, SYLLABLE, MODULE, BUFFER REGISTER LATCH OUTPUT.
CESSMBR	COMPARE ERROR, SECTOR, SYLLABLE, MODULE, BUFFER REGISTER LATCH OUTPUT
CESSMDR IND	COMPARE ERROR, SECTOR, SYLLABLE, MODULE DISPLAY REGISTER INDICATOR DRIVER OUTPUT.
CESSMDR NOT	INVERSE COMPARE ERROR, SECTOR, SYLLABLE, MODULE DISPLAY REGISTER LATCH OUTPUT.
CESSMDR	COMPARE ERROR, SECTOR, SYLLABLE MODULE DISPLAY REGISTER LATCH OUTPUT
CESSMSC IND	COMPARE ERROR, SECTOR, SYLLABLE, MODULE, SELF CHECK INDICATOR DRIVER OUTPUT.
CESSMSC NOT	INVERSE COMPARE ERROR, SECTOR, SYLLABLE, MODULE, SELF CHECK LATCH OUTPUT.
CESSMSC	COMPARE ERROR, SECTOR, SYLLABLE, MODULE, SELF CHECK LATCH OUTPUT.
CETRS IND	COMPARE ERROR TRANSFER REGISTER SERIAL, INDICATOR DRIVER OUTPUT.
CETRS NOT	INVERSE COMPARE ERROR TRANSFER REGISTER SERIAL.
CHI=0 CH2=1 IND	GROUND LEVEL ROUTED BY CHANNEL RELAY MATRIX TO CH1=0 CH2=1 INDICATOR LAMP. CAUSES LAMP TO LIGHT AND INDICATES ONE OF TWO METHODS TO SELECT CHANNEL 3.
CHI=0 CH3=1 IND	GROUND LEVEL ROUTED BY CHANNEL RELAY MATRIX TO CH1=0 CH3=1 INDICATOR LAMP. CAUSES LAMP TO LIGHT AND INDICATES ONE OF TWO METHODS TO SELECT CHANNEL 2.

SYMBOL	DEFINITION
CH1=1 CH2=0 IND	GROUND LEVEL ROUTED BY CHANNEL RELAY MATRIX TO CH1=1 CH2=0 INDICATOR LAMP. CAUSES LAMP TO LIGHT AND INDICATES ONE OF TWO METHODS TO SELECT CHANNEL 3.
CH1=1 CH3=0 IND	GROUND LEVEL ROUTED BY CHANNEL RELAY MATRIX TO CH1=1 CH3=0 INDICATOR LAMP. CAUSES LAMP TO LIGHT AND INDICATES ONE OF TWO METHODS TO SELECT CHANNEL 2.
CH2=0 CH3=1 IND	GROUND LEVEL ROUTED BY CHANNEL RELAY MATRIX TO CH2=0 CH3=1 INDICATOR LAMP. CAUSES LAMP TO LIGHT AND INDICATES ONE OF TWO METHODS TO SELECT CHANNEL 1.
CH2=1 CH3=0 IND	GROUND LEVEL ROUTED BY CHANNEL RELAY MATRIX TO CH2=1 CH3=0 INDICATOR LAMP. CAUSES LAMP TO LIGHT AND INDICATES ONE OF TWO METHODS TO SELECT CHANNEL 1.
CHANNEL 1 NOT	INVERSE CHANNEL 1 LEVEL
CHANNEL 1	INVERSE TAPE TRACK 1 LEVEL.
CHANNEL 2 NOT	INVERSE CHANNEL 2 LEVEL.
CHANNEL 2	INVERSE TAPE TRACK 2 LEVEL.
CHANNEL 3 NOT	INVERSE CHANNEL 3 LEVEL.
CHANNEL 3	INVERSE TRACK 3 LEVEL.
CHANNEL 4 NOT	INVERSE CHANNEL 4 LEVEL.
CHANNEL 4	INVERSE TAPE TRACK 4 LEVEL.
CHANNEL 5 NOT	INVERSE CHANNEL 5 LEVEL.
CHANNEL 5	INVERSE TAPE TRACK 5 LEVEL.
CHANNEL 6 NOT	INVERSE CHANNEL 6 LEVEL.

SYMBOL	DEFINITION
CHANNEL 6	INVERSE TAPE TRACK 6 LEVEL.
CHET	OR INPUT - RESULTANT OF CONCURRING SPECIFIC TAPE READER BITS AND SPECIFIC BIT GATES. CONTROLS DATA SERIAL OUT LATCH.
CHRES	CHANNEL RESET.
CH 1 IND	CHANNEL 1 ERROR, INDICATOR DRIVER OUTPUT.
CH 2 IND	CHANNEL 2 ERROR, INDICATOR DRIVER OUTPUT.
CH 3 IND	CHANNEL 3 ERROR, INDICATOR DRIVER OUTPUT.
CH OR MOD SEL	CHANNEL OR MODULE SELECTION LEVEL.
CH RES R	CHANNEL RESET LEVEL FROM RELAY CONTACT.
CH SEL ERR1	CHANNEL SELECTION ERROR 1.
CH SEL ERR2	CHANNEL SELECTION ERROR 2.
CH SEL ERR3	CHANNEL SELECTION ERROR 3.
CH SEL ERR4	CHANNEL SELECTION ERROR 4.
CH SEL ERR5	CHANNEL SELECTION ERROR 5.
CH SEL ERR6	CHANNEL SELECTION ERROR 6.
CH SEL ERR	CHANNEL SELECTION ERROR.
CH SEL IND	GROUND LEVEL APPLIED TO CHANNEL SELECTION INDICATOR LAMP WHEN CHANNEL OR MODULE SELECTION RELAY IS NOT ENERGIZED.
CH SEL	CHANNEL SELECTION LEVEL.
CIR=MDPH=88=NOT	INVERSE, CIRCULATE MULTIPLY - DIVIDE PAST HISTORY BIT 8. (ALL LOWS SYNC TO PAST HISTORY).

SYMBOL	DEFINITION
CIR=MDPH=NOT	INVERSE, CIRCULATE MULTIPLY - DIVIDE PAST HISTORY.
CIR=MDPH	CIRCULATE, MULTIPLY - DIVIDE PAST HISTORY.
CIR NOT	INVERSE CIRCULATE.
CIR	CIRCULATE.
C-10	DATA DISPLAY SHIFT REGISTER CONTROL PULSE - NPHC • NBG10.
C-3 NOT	INVERSE CYCLE CONTROL 3 PULSE.
C-3	CYCLE CONTROL 3 PULSE.
C-4	DATA DISPLAY SHIFT REGISTER CONTROL PULSE - NPHC • NBG4.
CLE IND	CLOCK ERROR, INDICATOR DRIVER OUTPUT.
GLE NOT	INVERSE CLOCK ERROR LATCH OUTPUT.
GLE SIM NOT	INVERSE CLOCK ERROR, SIMULATED.
CLESIM 0	CLOCK ERROR SIMULATED, FAIL TO 0.
CLESIM 1	CLOCK ERROR SIMULATED, FAIL TO 1.
CL DO NOT	RESET LEVEL RESULTING FROM THE ERROR RESET SWITCH.
COMP REF GRD1-2-3	COMPUTER REFERENCE GROUND, TIE POINTS 1, 2, AND 3
CPE NOT	INVERSE COMPUTER PARITY ERROR LEVEL.
CPE	COMPUTER PARITY ERROR.
CPHG NOT	INVERSE PAST HISTORY GATE.
CPHG	PAST HISTORY GATE.
CST ADV INDI	COMPUTER SINGLE - STEP ADVANCE, INDICATOR DRIVER 1 OUTPUT.

SYMBOL	DEFINITION
CST ADV IND2	COMPUTER SINGLE - STEP ADVANCE, INDICATOR DRIVER 2 OUTPUT.
CST OFF IND	COMPUTER SINGLE STEP OFF, INDICATOR DRIVER OUTPUT.
CST ON IND	COMPUTER SINGLE STEP ON, INDICATOR DRIVER OUTPUT.
CSU	CONTROL LEVEL FOR MANUAL ADVANCE OF COMPUTER SINGLE STEP
CTR=GATE	COUNTER GATE.
CTRSA	COMPARE TRANSFER REGISTER SERIAL LEVEL FROM A DRIVE SOURCE.
CTRS NOT	INVERSE COMPARE, TRANSFER REGISTER SERIAL.
CTRS	COMPARE TRANSFER REGISTER SERIAL.
CYC2 AND 3	CYCLE 2 AND 3.
CYC3OR4	CYCLE 3 OR 4.
CYC3 NOT	INVERSE CYCLE 3.
CYC4 NOT	INVERSE CYCLE 4.
CYCL4 NOT	INVERSE CYCLE 4.
CYCO	CYCLE 0.
DA COMP IND	DATA ADDRESS COMPARE, INDICATOR DRIVER OUTPUT.
DDA NOT	INVERSE DDA.
DDA	DATA DISPLAY MODE LEVEL FROM A DRIVE SOURCE.
DDCPH	DOUBLE, DELAYED CLOCK PULSE W.
DDDCPW	DELAYED, DELAYED, DELAYED CLOCK PULSE W.

SYMBOL	DEFINITION
DDDDD NOT	INVERSE DDDDD.
DDDDD	TRIS4 OR TRDS4 DURING SELF CHECK AND MEMORY LOAD.
DD IND	DATA DISPLAY MODE INDICATOR DRIVER OUTPUT.
DD NOT	TAPE READER ADDRESS BIT 5 OR TAPE READER OPERAND ADDRESS BIT 5 DURING MEMORY LOAD.
DD RELAY COIL	DATA DISPLAY RELAY COIL (RELAY DRIVER OUTPUT).
DD	INVERSE TAPE READER ADDRESS BIT 5 OR INVERSE TAPE READER OPERAND ADDRESS BIT 5 DURING MEMORY LOAD.
DDSC1	DATA DISPLAY SHIFT - REGISTER, CONTROL 1.
DDSC2 NOT	INVERSE DATA DISPLAY SHIFT - REGISTER CONTROL 2 LATCH OUTPUT
DDSC2	DATA DISPLAY SHIFT - REGISTER, CONTROL 2.
DEA1EAM	DISAGREEMENT ERROR, CHANNEL A1, ERROR IN EVEN MEMORIES.
DEA1HOPC1 NOT, DEA2HOPC1 NOT AND DEA3HOPC1 NOT	INVERSE DEA1HOPC1, DEA2HOPC1 AND DEA3HOPC1 OUTPUTS.
DEA1HOPC1, DEA2HOPC1 AND DEA3HOPC1	DISAGREEMENT ERROR, CHANNELS A1, A2 AND A3, HOP CONSTANT FOR STORAGE DURING INTERRUPT OPERATION.
DEA1MRI NOT	INVERSE DISAGREEMENT ERROR, CHANNEL A1, MRI.
DEA2EAM	DISAGREEMENT ERROR, CHANNEL A2, ERROR IN EVEN MEMORIES.
DEA2MRI NOT	INVERSE DISAGREEMENT ERROR, CHANNEL A2, MRI.
DEA3EAM	DISAGREEMENT ERROR, CHANNEL A3, ERROR IN EVEN MEMORIES.
DEA3MRI NOT	INVERSE DISAGREEMENT ERROR, CHANNEL A3, MRI.



DEF	SYMBOL	DEFINITION
DEFGHJ		LOGIC TIE POINT - AN OR INPUT COMPARE ERROR LEVEL WHICH CAUSES THE COMPARE ERROR PARALLEL LATCH TO SET
DIEADR	COMP	DATA INTERFACE EXERCIZER ADDRESS COMPARE.
DIEMAN	IND	DATA INTERFACE EXERCIZER MANUAL, INDICATOR DRIVER OUTPUT.
DIEMAN		DATA INTERFACE EXERCIZER MANUAL LEVEL.
DIE A1	IND1 THROUGH DIE A9 IND 1	DATA INTERFACE EXERCIZER ADDRESS REGISTER BIT 1 THROUGH BIT 9, INDICATOR DRIVER 1 OUTPUTS.
DIE A1	IND2 THROUGH DIE A9 IND 2	DATA INTERFACE EXERCIZER ADDRESS REGISTER BIT 1 THROUGH BIT 9, INDICATOR DRIVER 2 OUTPUTS.
DIE A1	NOT THROUGH DIEA9NOT	INVERSE DATA INTERFACE EXERCIZER ADDRESS REGISTER BITS 1 THROUGH 9.
DIE	ADR CP	ONE OUTPUT OF THE DATA INTERFACE EXERCIZER ADDRESS COMPARE LATCH.
DIE	A1L THROUGH DIE A9L	DATA INTERFACE EXERCIZER ADDRESS REGISTER BIT 1 THROUGH BIT 9, LAMP DRIVER INPUTS.
DIE	SGC	DATA INTERFACE EXERCIZER, SATURN GUIDANCE COMPUTER LEVEL.
DIE	SGC IND	DATA INTERFACE EXERCIZER, SATURN GUIDANCE COMPUTER, INDICATOR DRIVER OUTPUT.
DISA13	NOT	INVERSE DISPLAY A13.
DISA13		DISPLAY A13.
DISIADR		DISPLAY INSTRUCTION ADDRESS DISPLAY REGISTER.
DIS	RPT IND	DISPLAY REPEAT, INDICATOR DRIVER OUTPUT.
DIS	SIN IND	DISPLAY SINGLE, INDICATOR DRIVER OUTPUT.

SYMBOL	DEFINITION
DIS SSMDRA	DISPLAY SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER LEVEL FROM DRIVE SOURCE A.
DIS SSMDRB	DISPLAY SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER LEVEL FROM DRIVE SOURCE B.
DLY IN	DELAY CIRCUIT INPUT.
DON	OR INPUT - RESULTANT OF CONCURRING SPECIFIC TAPE READER BITS AND SPECIFIC BIT GATES. CONTROLS DATA SERIAL OUT LATCH.
DRIVE LEFT	ONE LEVEL - REVERSE RUN TAPE READER.
DRIVE RIGHT	ONE LEVEL - FORWARD RUN TAPE READER.
DSMC NOT	INVERSE DATA SECTOR MODULE COMPARE.
DSMC	DATA SECTOR MODULE COMPARE.
DSMSO NOT	INVERSE DATA SELECTOR, MEMORY - MODULE SERIAL OUT LATCH OUTPUT.
DSMSO	DATA SELECTOR, MEMORY - MODULE SERIAL OUT LATCH OUTPUT.
DSO=81	DATA SERIAL OUT, OUTPUT OF GATE 81.
DSOG	DISPLAY SERIAL OUT GATE.
DSO NOT	INVERSE DATA SERIAL OUT.
DTDRB1IND-825IND	DATA DISPLAY REGISTER BIT 1 THROUGH BIT 25, INDICATOR DRIVER OUTPUTS.
DTDRB1-825	DATA DISPLAY REGISTER BIT 1 THROUGH BIT 25.
DTORB1 NOT THROUGH DTORB25 NOT	INVERSE DATA DISPLAY REGISTER BIT 1 THROUGH BIT 25.
DTDRCP1A THROUGH DTDRCP4A	DATA DISPLAY REGISTER CLOCK PULSES 1 THROUGH 4 FROM A DRIVE SOURCES.

SYMBOL	DEFINITION
DTDRCP1B THROUGH DTDRCP4B	DATA DISPLAY REGISTER CLOCK PULSES 1 THROUGH 4 FROM B DRIVE SOURCE.
DTDR DATA NOT	INVERSE DATA DISPLAY REGISTER, DATA.
DTDR DATA	DATA DISPLAY REGISTER, DATA.
DTDRSIGN IND	DATA DISPLAY REGISTER SIGN BIT, INDICATOR DRIVER OUTPUT.
DTDRSIGN NOT	INVERSE DATA DISPLAY REGISTER SIGN BIT.
DTDRSIGN	DATA DISPLAY REGISTER SIGN BIT.
DTRPT IND	DATA REPEAT, INDICATOR DRIVER OUTPUT.
DTRPT NOT IND	INVERSE, DATA REPEAT, INDICATOR DRIVER OUTPUT.
DTRPT NOT	INVERSE DATA REPEAT LEVEL.
DTRPT	DATA REPEAT.
DTSO NOT	INVERSE DATA SERIAL OUT LATCH OUTPUT.
DTSO	DATA SERIAL OUT LATCH OUTPUT.
EA19-DP1-3 NOT	INVERSE ERROR LEVEL, CHANNEL A1, ADDRESS REGISTER BIT 9 AND OPERATION CODE BITS 1-3.
EA1A1-4 NOT	INVERSE ERROR LEVEL, CHANNEL A1, ADDRESS REGISTER BITS 1-4.
EA1A1 NOT THROUGH EA1A9 NOT	INVERSE ERROR LEVEL, CHANNEL A1, ADDRESS REGISTER BITS 1 THROUGH 9.
EA1A5-8 NOT	INVERSE ERROR LEVEL, CHANNEL A1, ADDRESS REGISTER BITS 5-8.
EA1A13 IND, EA2A13 IND AND EA3 A13 IND	DISAGREEMENT ERROR, CHANNELS A1, A2 AND A3, 3RD DELAY LATCH AT THE END OF THE ACCUMULATOR INSTRUCTION COUNTER CHANNEL OF THE 31 MICROSECOND DELAY LINE, INDICATOR DRIVER OUTPUT.

SYMBOL	DEFINITION
EA1A13 NOT, EA2A13 NOT AND EA3A13 NOT	INVERSE EA1A13, EA2A13 AND EA3A13 LATCH OUTPUTS.
EA1A13, EA2A13 AND EA3A13	DISAGREEMENT ERROR, CHANNELS A1, A2 AND A3, 3RD DELAY LATCH AT THE END OF THE ACCUMULATOR INSTRUCTION COUNTER CHANNEL OF THE 31 MICROSECOND DELAY LINE, LATCH OUTPUT
EA1A0C IND	ERROR, CHANNEL A1, ADDRESS AND OPERATION CODE INDICATOR DRIVER OUTPUT.
EA1B0 NOT IND	INVERSE DISAGREEMENT ERROR, CHANNEL A1, BUFFER OSCILLATOR, INDICATOR DRIVER OUTPUT.
EA1B0 NOT NOT	INVERSE INVERTED DISAGREEMENT ERROR, CHANNEL A1, BUFFER OSCILLATOR.
EA1EAM IND, EA2EAM IND AND EA3EAM IND	DISAGREEMENT ERROR, CHANNELS A1, A2 AND A3, ERROR IN EVEN MEMORIES, INDICATOR DRIVER OUTPUT.
EA1EBM IND	ERROR, CHANNEL A1, ERROR IN (8) ODD MEMORIES, INDICATOR DRIVER OUTPUT.
EA1EBM NOT	INVERSE ERROR, CHANNEL A1, ERROR IN (8) ODD MEMORIES LEVEL.
EA1G5 NOT IND	INVERSE ERROR, BIT GATE GENERATOR LATCH 5, INDICATOR DRIVER OUTPUT.
EA1G5 NOT NOT	INVERSE, INVERTED ERROR, CHANNEL A1 BIT GATE GENERATOR LATCH 5.
EA1G5 NOT	INVERSE ERROR, CHANNEL A1, BIT GATE GENERATOR LATCH 5.
EA1HOPC1 IND, EA2HOPC1 IND AND EA3HOPC1 IND	DISAGREEMENT ERROR, CHANNELS A1, A2 AND A3, HOP CONSTANT FOR STORAGE DURING INTERRUPT OPERATION, INDICATOR DRIVER OUTPUT.
EA1HOPC1 NOT, EA2HOPC1 NOT AND EA3HOPC1 NOT	INVERSE DISAGREEMENT ERROR, CHANNELS A1, A2 AND A3, HOP CONSTANT FOR STORAGE DURING INTERRUPT OPERATION.

SYMBOL	DEFINITION
EA1HOPC1, EA2HOPC1 AND EA3HOPC1	DISAGREEMENT ERROR, CHANNELS A1, A2 AND A3, HOP CONSTANT FOR STORAGE DURING INTERRUPT OPERATION.
EA1-3	ERROR CHANNELS A1 THROUGH A3.
EA1MD7 IND, EA2MD7 IND AND EA3MD7 IND	DISAGREEMENT ERROR, CHANNELS A1, A2 AND A3, MULTIPLICAND - DIVISOR REGISTER LATCH 7, INDICATOR DRIVER OUTPUT.
EA1MD7 NOT, EA2MD7 NOT AND EA3MD7 NOT	INVERSE EA1MD7, EA2MD7 AND EA3MD7 LATCH OUTPUTS.
EA1MD7, EA2MD7 AND EA3MD7	DISAGREEMENT ERROR, CHANNELS A1, CHANNEL A2 AND CHANNEL A3, MULTIPLICAND - DIVISOR REGISTER LATCH 7.
EA1MR1 IND	ERROR, CHANNEL A1, MR1 INDICATOR DRIVER OUTPUT.
EA1MR1 NOT	INVERSE ERROR, CHANNEL A1, MR1 LATCH OUTPUT.
EA1OP1 NOT THROUGH EA1OP4 NOT	INVERSE ERROR LEVEL, CHANNEL A1, OPERATION CODE BITS 1 THROUGH 4.
EA1PB NOT IND	INVERSE ERROR, CHANNEL A1, PHASE B, INDICATOR DRIVER OUTPUT.
EA1PB NOT NOT	INVERSE INVERTED ERROR, CHANNEL A1, PHASE B, LATCH OUTPUT.
EA1PB NOT	INVERSE ERROR, CHANNEL A1 PHASE B, LATCH OUTPUT.
EA1PRO IND, EA2PRO IND AND EA3PRO IND	DISAGREEMENT ERROR, CHANNELS A1, A2 AND A3, OLD PARTIAL PRODUCT DURING EITHER MULTIPLY OPERATION OR FOUR TIMES THE OLD REMAINDER DURING DIVIDE, INDICATOR DRIVER OUTPUT.
EA1PRO NOT, EA2PRO NOT AND EA3PRO NOT	INVERSE EA1PRO, EA2PRO AND EA3PRO LATCH OUTPUTS.
EA1PRO, EA2PRO AND EA3PRO	DISAGREEMENT ERROR, CHANNELS A1, A2 AND A3, OF OLD PARTIAL PRODUCT DURING EITHER MULTIPLY OPERATION OR FOUR TIMES THE OLD REMAINDER DURING DIVIDE.
EA1TLC IND	ERROR, CHANNEL A1, TWO SIMULTANEOUS MEMORY ERRORS, INDICATOR

SYMBOL	DEFINITION
EA1TRS IND, EA2TRS IND, EA3TRS IND	DRIVER OUTPUT. DISAGREEMENT ERROR, CHANNELS A1, A2 AND A3, TRANSFER REGISTER SERIAL, INDICATOR DRIVER OUTPUT.
EA1TRS NOT, EA2TRS NOT AND EA3TRS NOT	INVERSE EA1TRS, EA2TRS AND EA3TRS LATCH OUTPUTS.
EA1TRS, EA2TRS AND EA3TRS	DISAGREEMENT ERROR, CHANNELS A1, A2 AND A3, TRANSFER REGISTER SERIAL.
EA2A1-4 NOT	INVERSE ERROR LEVEL, CHANNEL A2, ADDRESS REGISTER BITS 1-4.
EA2A1 NOT THROUGH EA2A9 NOT	INVERSE ERROR LEVEL, CHANNEL A2, ADDRESS REGISTER BITS 1 THROUGH 9.
EA2A5-8 NOT	INVERSE ERROR LEVEL, CHANNEL A2, ADDRESS REGISTER BITS 5-8.
EA2A9-OP1-3 NOT	INVERSE ERROR LEVEL, CHANNEL A2, ADDRESS REGISTER BIT 9 AND OPERATION CODE BITS 1-3.
EA2A0C IND	ERROR, CHANNEL A2, ADDRESS AND OPERATION CODE INDICATOR DRIVER OUTPUT.
EA2B0 NOT IND	INVERSE DISAGREEMENT ERROR, CHANNEL A2, BUFFER OSCILLATOR, INDICATOR DRIVER OUTPUT.
EA2B0 NOT NOT	INVERSE INVERTED DISAGREEMENT ERROR, CHANNEL A2, BUFFER OSCILLATOR LEVEL.
EA2EBM IND	ERROR, CHANNEL A2, ERROR IN (B) ODD MEMORIES, INDICATOR DRIVER OUTPUT.
EA2EBM NOT	INVERSE ERROR, CHANNEL A2, ERROR IN (B) ODD MEMORIES LEVEL.
EA2G5 NOT IND	INVERSE ERROR, BIT GATE GENERATOR LATCH 5, INDICATOR DRIVER OUTPUT.
EA2G5 NOT NOT	INVERSE INVERTED ERROR, CHANNEL A2, BIT GATE GENERATOR LATCH

SYMBOL	DEFINITION
EA2G5 NOT	5. INVERSE ERROR, CHANNEL A2, BIT GATE GENERATOR LATCH 5
EA2MR1 IND	ERROR, CHANNEL A2, MRI INDICATOR DRIVER OUTPUT.
EA2MR1 NOT	INVERSE ERROR, CHANNEL A2, MRI LATCH OUTPUT.
EA2OP1 NOT THROUGH EA2OP4 NOT	INVERSE ERROR LEVEL, CHANNEL A2, OPERATION CODE BITS 1 THRU GH 4.
EA2PB NOT IND	INVERSE ERROR, CHANNEL A2, PHASE B, INDICATOR DRIVER OUTPUT.
EA2PB NOT NOT	INVERSE INVERTED ERROR, CHANNEL A2 PHASE B, LATCH OUTPUT.
EA2PB NOT	INVERSE ERROR, CHANNEL A2 PHASE B, LATCH OUTPUT.
EA2TLC IND	ERROR, CHANNEL A2, TWO SIMULTANEOUS MEMORY ERRORS, INDICATOR DRIVER OUTPUT.
EA3A1-4 NOT	INVERSE ERROR LEVEL, CHANNEL A3, ADDRESS REGISTER BITS 1-4.
EA3A1 NOT THROUGH EA3A9 NOT	INVERSE ERROR LEVEL, CHANNEL A3, ADDRESS REGISTER BITS 1 THRU 9.
EA3A5-8 NOT	INVERSE ERROR LEVEL, CHANNEL A3, ADDRESS REGISTER BITS 5-8.
EA3A9-OP1-3 NOT	INVERSE ERROR LEVEL, CHANNEL A3, ADDRESS REGISTER BIT 9 AND OPERATION CODE BITS 1-3.
EA3AOC IND	ERROR, CHANNEL A3, ADDRESS AND OPERATION CODE INDICATOR DRIVER OUTPUT.
EA3B0 NOT IND	INVERSE DISAGREEMENT ERROR, CHANNEL A3, BUFFER OSCILLATOR, INDICATOR DRIVER OUTPUT.
EA3B0 NOT NOT	INVERSE, INVERTED DISAGREEMENT ERROR, CHANNEL A3, BUFFER OSCILLATOR LEVEL.

SYMBOL	DEFINITION
EA3EBM IND	ERROR, CHANNEL A3, ERROR IN (B) ODD MEMORIES, INDICATOR DRIVER OUTPUT.
EA3EBM NOT	INVERSE ERROR, CHANNEL A3, ERROR IN (B) ODD MEMORIES LEVEL.
EA3G5 NOT IND	INVERSE ERROR, BIT GATE GENERATOR LATCH 5, INDICATOR DRIVER OUTPUT.
EA3G5 NOT NOT	INVERSE INVERTED ERROR, CHANNEL A3, BIT GATE GENERATOR LATCH 5.
EA3G5 NOT	INVERSE ERROR, CHANNEL A3, BIT GATE GENERATOR LATCH 5.
EA3MR1 IND	ERROR, CHANNEL A3, MR1 INDICATOR DRIVER OUTPUT.
EA3MR1 NOT	INVERSE ERROR, CHANNEL A3, MR1 LATCH OUTPUT.
EA3OP1 NOT THROUGH EA3OP4 NOT	INVERSE ERROR LEVEL, CHANNEL A3, OPERATION CODE BITS 1 THROUGH 4.
EA3P8 NOT IND	INVERSE ERROR, CHANNEL A3, PHASE B, INDICATOR DRIVER OUTPUT.
EA3P8 NOT NOT	INVERSE INVERTED ERROR, CHANNEL A3, PHASE B, LATCH OUTPUT.
EA3P8 NOT	INVERSE ERROR, CHANNEL A3, PHASE B, LATCH OUTPUT.
EA3TLC IND	ERROR, CHANNEL A3, TWO SIMULTANEOUS MEMORY ERRORS, INDICATOR DRIVER OUTPUT.
EARLY IND1	MEMORY CLOCK EARLY, INDICATOR DRIVER 1 OUTPUT.
EARLY IND2	MEMORY CLOCK EARLY, INDICATOR DRIVER 2 OUTPUT.
EDD11	ERROR DISAGREEMENT DETECTOR INVERTED OUTPUT 1.
EDD12	ERROR DISAGREEMENT DETECTOR INVERTED OUTPUT 2.
EEEEEE NOT	INVERSE EEEEE.



SYMBOL	DEFINITION
EEEE	TRSYLO OR TRDX DURING SELF CHECK AND MEMORY LOAD.
EE NOT	TAPE READER ADDRESS BIT 4 OR TAPE READER OPERAND ADDRESS BIT 4 DURING MEMORY LOAD.
EE	INVERSE TAPE READER ADDRESS BIT 4 OR INVERSE TAPE READER UPE RAND ADDRESS BIT 4 DURING MEMORY LOAD.
EFGHJK	LOGIC TIE POINT - AN OR INPUT COMPARE ERROR LEVEL WHICH CAUSES THE COMPARE ERROR PARALLEL LATCH TO SET.
EOP	END OF PROGRAM BIT.
EP15	ERROR PULSE 15.
EP2-3	ERROR PULSES 2 THROUGH 13.
ERCEIL	INVERTED GATE OUTPUT WHOSE INPUTS ARE ERROR NOT + COMPARE ERROR NOT + ILLEGAL PATH NOT.
ERR1 B2	ERROR LEVEL 1, OUTPUT OF GATE B2.
ERR1 B7	ERROR 1, GATE B7 OUTPUT.
ERR1	ERROR 1
ERR2 B2	ERROR LEVEL 2, OUTPUT OF GATE B2.
ERR2	ERROR 2
ERR 1B OR 4B NOT	INVERSE ERR 1B OR 4B LEVEL.
ERR 1B OR 4B	ERROR 1B OR 4B - MISSING CLOCK DETECTOR LATCH. CAUSES STOP C LOCK WHEN CLOCKS 1 OR 4 ARE MISSING.
ERR 2B OR 4A NOT	INVERSE ERROR 2B OR 4A LEVEL.
ERR 2B OR 4A	ERROR 2B OR 4A - MISSING CLOCK DETECTOR LATCH. CAUSES STOP C LOCK WHEN CLOCKS 2 OR 4 ARE MISSING.

SYMBOL	DEFINITION
ERR NOT	INVERSE ERROR LEVEL.
ERR RESET NOT	INVERTED ERROR RESET LEVEL.
ERR RES B4A	ERROR RESET, OUTPUT FROM GATE B4, DRIVE SOURCE A.
ERR RES B4	ERROR RESET LEVEL, OUTPUT FROM GATE B4.
ERR RES B7	ERROR RESET, OUTPUT FROM GATE B7.
ERR RES IA	ERROR RESET LEVEL, OUTPUT OF INVERTER A.
ERR RES IB	ERROR RESET LEVEL, OUTPUT OF INVERTER B.
ERR RES NOT B6	INVERSE ERROR RESET - INPUT TO GATE B6.
ERR RES NOT	INVERSE, ERROR RESET LEVEL.
ERR RES	ERROR RESET. RESULTS FROM ERROR RESET SWITCH, RESETS ERROR D EVICES.
ERR	ERROR
ERR TEST B4A	ERROR TEST LEVEL, OUTPUT FROM GATE B4 DRIVE SOURCE A.
ERR TEST B4	ERROR TEST, INPUT TO GATE B4.
ERR TEST B7	ERROR TEST, OUTPUT FROM GATE B7.
ERR TEST NOT	INVERSE ERROR TEST LEVEL.
ERR TEST	ONE OUTPUT OF ERROR TEST LATCH.
ESR	ERROR STOP READER.
ESSMBR	ERROR, SECTOR, SYLLABLE, MODULE BUFFER REGISTER
ETII	ERROR TEST LEVEL, INVERTER 1 OUTPUT.

SYMBOL

DEFINITION

ET12	ERROR TEST LEVEL, INVERTER 2 OUTPUT.
ET13	ERROR TEST LEVEL, INVERTER 3 OUTPUT.
EVEN	EVEN, DATA TRANSFER CONTROL LEVEL.
FEED TRACK	TAPE SPROCKET HOLES FROM WHICH TAPE READER TIMING IS DERIVED . THE TIME BETWEEN HOLES IS 2000 + 60 MICROSECONDS BASED ON A TAPE SPEED OF 50 INCHES PER SECOND AND 10 DRIVE HOLES PER INCH.
FF NOT	TAPE READER ADDRESS BIT 3 OR TAPE READER OPERAND ADDRESS BIT 3 DURING MEMORY LOAD.
FF	INVERSE TAPE READER ADDRESS BIT 3 OR INVERSE TAPE READER OPERAND ADDRESS BIT 3 DURING MEMORY LOAD.
FGHJKL	LOGIC TIE POINT - AN OR INPUT COMPARE ERROR LEVEL WHICH CAUSES THE COMPARE ERROR PARALLEL LATCH TO SET.
FIR WO NOT	INVERSE FIRST WORD LATCH OUTPUT.
FIRWO	ONE OUTPUT OR FIRST WORD LATCH.
FREE RUN SS	FREE RUN SINGLE SHOT
FRR NOT	INVERSE FREE RUN REGISTER.
FRR	FREE RUN REGISTER.
FRSS 50	FREE RUN SINGLE SHOT AND 50 CYCLES PER SECOND MULTIVIBRATOR.
FRTR IND	FREE RUN TAPE READER, INDICATOR DRIVER OUTPUT.
F RUN	FORWARD RUN TAPE READER.
F START	FORWARD START LEVEL.

SYMBOL	DEFINITION
FWD A	FORWARD A. TAPE MOTION CONTROL LEVEL FROM A DRIVE SOURCE.
FWD IND	FORWARD, INDICATOR DRIVER OUTPUT.
G1 NOT	ZERO OUTPUT BIT GATE GENERATOR LATCH 1.
G1	ONE OUTPUT BIT GATE GENERATOR LATCH 1.
G2 NOT	ZERO OUTPUT BIT GATE GENERATOR LATCH 2.
G2	ONE OUTPUT BIT GATE GENERATOR LATCH 2
G3 NOT	ZERO OUTPUT BIT GATE GENERATOR LATCH 3.
G3	ONE OUTPUT BIT GATE GENERATOR LATCH 3.
G4 NOT	ZERO OUTPUT BIT GATE GENERATOR LATCH 4
G4	ONE OUTPUT BIT GATE GENERATOR LATCH 4.
G5 NOT	ZERO OUTPUT BIT GATE GENERATOR LATCH 5.
G5	ONE OUTPUT BIT GATE GENERATOR LATCH 5.
G6 NOT	ZERO OUTPUT BIT GATE GENERATOR LATCH 6.
G6	ONE OUTPUT BIT GATE GENERATOR LATCH 6.
G7 NOT	ZERO OUTPUT BIT GATE GENERATOR LATCH 7.
G7	ONE OUTPUT BIT GATE GENERATOR LATCH 7
GACISS	GATE, ADVANCE COMPUTER ONE INSTRUCTION DURING SINGLE STEP.
GG NOT	TAPE READER ADDRESS BIT 2 OR TAPE READER OPERAND ADDRESS BIT 2 DURING MEMORY LOAD.
GG	INVERSE TAPE READER ADDRESS BIT 2 OR INVERSE TAPE READER OPERAND ADDRESS BIT 2 DURING MEMORY LOAD.

SYMBOL	DEFINITION
GHJKLM	LOGIC TIE POINT - THE OR OUTPUT COMPARE ERROR LEVEL WHICH CAUSES THE COMPARE ERROR PARALLEL LATCH TO SET.
GMDO	GATE, MULTIPLY - DIVIDE OUT.
GMMH	GATE MULTIPLY HOLD.
GPHMMD	GATE, PAST HISTORY, MULTIPLY, MULTIPLY - DIVIDE.
GRD SPI	ACME GROUND LEVEL TO SPARE PROBE 1.
GRD SP2	ACME GROUND LEVEL TO SPARE PROBE 2.
HADR	HISTORY ADDRESS REGISTER.
HELP NOT	INVERSE ERROR ENABLE LEVEL IN SELF CHECK MODE.
HH NOT	TAPE READER ADDRESS BIT 1 OR TAPE READER OPERAND ADDRESS BIT 1 DURING MEMORY LOAD.
HH	INVERSE TAPE READER ADDRESS BIT 1 OR INVERSE TAPE READER OPERAND ADDRESS BIT 1 DURING MEMORY LOAD.
HISIA	ONE OUTPUT, HISTORY INSTRUCTION ADDRESS LATCH
HISTM07	HISTORY LATCH 7 OF MULTIPLICAND DIVISOR REGISTER.
HISTAI3	HISTORY, 3RD DELAY LATCH AT THE END OF THE ACCUMULATOR INSTRUCTION CHANNEL OF THE 31 MICROSECOND DELAY LINE.
HISTMR1	HISTORY OF LATCH IN MULTIPLIER, QUOTIENT, PRODUCT - QUOTIENT REGISTER CONDITIONED BY THE OUTPUT OF THE ACCUMULATOR DURING THE INITIATION OF EITHER MULTIPLY OPERATION AND BY THE QUOTIENT BITS DURING DIVIDE.
HISTPPI	HISTORY, PARTIAL PRODUCT 1.
HISTTRS	HISTORY, TRANSFER REGISTER SERIAL LATCH.

SYMBOL	DEFINITION
HJKLMN	LOGIC TIE POINT - AN OR INPUT COMPARE ERROR LEVEL WHICH CAUSES COMPARE ERROR, SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER LATCH TO SET.
HLT AUTO IND	HLT AUTOMATIC, INDICATOR DRIVER OUTPUT.
HLT INDI	HLT, INDICATOR DRIVER 1 OUTPUT.
HLT IND2	HLT, INDICATOR DRIVER 2 OUTPUT.
HLT MAN IND	HLT MANUAL, INDICATOR DRIVER OUTPUT.
HWC EVEN	HISTORY WORD COUNTER EVEN - LATCH OUTPUT - WORD COUNTER CONTROL LEVEL.
HWC ODD	HISTORY WORD COUNTER ODD - LATCH OUTPUT - WORD COUNTER CONTROL LEVEL.
IAA1 IND-IAA8 IND	INSTRUCTION ADDRESS, ADDRESS BITS 1 THROUGH 8, INDICATOR DRIVER OUTPUTS.
IAC NOT	INVERSE INSTRUCTION ADDRESS COMPARE.
IAC	INSTRUCTION ADDRESS COMPARE.
IADRA1 NOT-IADRA8 NOT	INVERSE INSTRUCTION ADDRESS DISPLAY REGISTER ADDRESS BITS 1 THROUGH 8.
IA COMP IND	INSTRUCTION ADDRESS COMPARE, INDICATOR DRIVER OUTPUT.
IA RELAY COIL	DRIVER OUTPUT TO INSTRUCTION ADDRESS RELAY COIL.
ILLEGAL PATH IND	ILLEGAL PATH, INDICATOR DRIVER OUTPUT.
INHIBIT	PLUS 4 VOLT LEVEL ROUTED THROUGH NORMALLY OPENED READER INHIBIT RELAY (01A9K15) CONTACTS. INHIBITS LEFT OR RIGHT DRIVE AND LEFT OR RIGHT BRAKE ON TAPE READER AND SPOOLER.

SYMBOL	DEFINITION
INSBRAB	INSTRUCTION BUFFER REGISTER A, FROM B DRIVE SOURCE.
INSBRA IND	INSTRUCTION BUFFER REGISTER A, INDICATOR DRIVER OUTPUT.
INSBRB IND	INSTRUCTION BUFFER REGISTER B, INDICATOR DRIVER OUTPUT.
INSDROA1-8	INSTRUCTION DISPLAY REGISTER OPERAND ADDRESS 1 THROUGH 8.
INSDROA1 NOT -8 NOT	INVERSE INSTRUCTION DISPLAY REGISTER OPERAND ADDRESS BITS 1 THROUGH 8.
INSDROA9 NOT	INVERSE INSTRUCTION DISPLAY REGISTER OPERAND ADDRESS BIT 9.
INSDROA9	INSTRUCTION DISPLAY REGISTER OPERAND ADDRESS BIT 9.
INSDROPI-4	INSTRUCTION DISPLAY REGISTER OPERATION CODE BITS 1 THROUGH 4
INSDROPI NOT-4 NOT	INVERSE INSTRUCTION DISPLAY REGISTER OPERATION CODE BITS 1 THROUGH 4
INSOA1 IND-INSOA9 IND	INSTRUCTION OPERAND ADDRESS 1 THROUGH 9, INDICATOR DRIVER OUTPUTS.
INSOPI IND-INSOP4 IND	INSTRUCTION OPERATION CODE BITS 1 THROUGH 4, INDICATOR DRIVER R. OUTPUTS.
INSSO NOT	INVERSE INSTRUCTION SERIAL OUT LATCH OUTPUT.
INSSO	INSTRUCTION SERIAL OUT LATCH OUTPUT.
INTERC	INTERRUPT, OUTPUT FROM C DRIVE SOURCE.
INTER INDIAIND2	INTERRUPT, IND DRIVER 1 AND 2 OUTPUTS.
INTER L	INTERRUPT LAMP DRIVER INPUT.
INTER NOT	INVERSE INTERRUPT.

SYMBOL	DEFINITION
INV ERR IND	INVERT ERROR, INDICATOR DRIVER OUTPUT.
INV ERR	INVERT ERROR LEVELS, CHECKS ERROR CHECK CIRCUITS IN SELF CHECK MODE.
ISSC NOT	INVERSE INSTRUCTION, SYLLABLE, SECTOR COMPARE.
ISSC	INSTRUCTION, SYLLABLE, SECTOR COMPARE.
JKLMP	LOGIC TIE POINT - AN OR INPUT COMPARE ERROR LEVEL WHICH CAUSES COMPARE ERROR, SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER LATCH TO SET.
KLMNPQ	LOGIC TIE POINT - THE OR OUTPUT COMPARE ERROR LEVEL WHICH CAUSES COMPARE ERROR, SECTOR, SYLLABLE, MODULE DISPLAY REGISTER LATCH TO SET.
KSSMD NOT	INVERSE KEEP SECTOR, SYLLABLE, MODULE, DISPLAY.
KWIAF NOT	RESULTS FROM THE PRESENCE OF START SS LEVEL OR ANY OF THE TAPE READER CHARACTER COUNTER BITS. IT GUARANTEES A FULL COMPLETION OF TAPE CHARACTERS, AND ALLOWS CLOCK PULSES 3 AND 4 WHILE IN THE MANUAL MODE.
LACH 1 THRU 6	LATCH 1 THROUGH 6 OUTPUT. MANUAL TAPE READER READ - OUT CONTROL LATCH.
LACH 7 NOT	INVERSE LATCH 7.
LACH 7	LATCH 7 - CONTROLS MANUAL SELECTION OF TAPE READER REGISTER.
LAI3	LOAD, 3RD DELAY LATCH AT THE END OF THE ACCUMULATOR - INSTRUCTION CHANNEL OF THE 31 MICROSECOND DELAY LINE.
LAMP TEST 1-6	LAMP TEST, LINES 1 THROUGH 6.
LAMP TEST INT	LAMP TEST INTERNAL-GROUND LEVEL, PREVENTS LAMP TEST WHILE RUNNING TAPE READER.



SYMBOL	DEFINITION
LARE	LATCH RESET.
LAST	LATCH SET.
LATE INDI	MEMORY CLOCK LATE, INDICATOR DRIVER 1 OUTPUT.
LATE IND2	MEMORY CLOCK LATE, INDICATOR DRIVER 2 OUTPUT.
LC NOT	INVERT LATCH C LEVEL
LC	LATCH C - CONTROL LEVEL FOR NINE POSITION COUNTER LE - LM.
LDIV	LAST DIVIDE.
LD	LATCH D - CONTROL LEVEL PER LATCH C.
LEDCST NOT	INVERSE, LEADING EDGE OF COMPUTER SINGLE - STEP LEVEL.
LEDCST	LEADING EDGE OF COMPUTER SINGLE - STEP LEVEL
LEMMON I	CONTROL LEVEL - ALLOWS SELECTION OF BR814P OR BR814P IN SELF CHECK MODE.
LE NOT	ZERO OUTPUT OF LATCH E.
LE	ONE OUTPUT OF LATCH E. ONE OF NINE POSITION COUNTER WHOSE OUTPUT IS A GATING LEVEL FOR A CHARACTER COUNTER BIT.
LF NOT	ZERO OUTPUT OF LATCH F.
LF	ONE OUTPUT OF LATCH F. ONE OF NINE POSITION COUNTER WHOSE OUTPUT IS A GATING LEVEL FOR A CHARACTER COUNTER BIT.
LG NOT	ZERO OUTPUT OF LATCH G.
LG	ONE OUTPUT OF LATCH G. ONE OF NINE POSITION COUNTER WHOSE OUTPUT IS A GATING LEVEL FOR A CHARACTER COUNTER BIT.
LH NOT	ZERO OUTPUT OF LATCH H.

SYMBOL	DEFINITION
LH	ONE OUTPUT OF LATCH H. ONE OF NINE POSITION COUNTER WHOSE OUTPUT IS A GATING LEVEL FOR A CHARACTER COUNTER BIT.
LI NOT	ZERO OUTPUT OF LATCH I.
LI	ONE OUTPUT OF LATCH I. ONE OF NINE POSITION COUNTER WHOSE OUTPUT IS A GATING LEVEL FOR A CHARACTER COUNTER BIT.
LJ NOT	ZERO OUTPUT OF LATCH J.
LJ	ONE OUTPUT OF LATCH J. ONE OF NINE POSITION COUNTER WHOSE OUTPUT IS A GATING LEVEL FOR A CHARACTER COUNTER BIT.
LK NOT	ZERO OUTPUT OF LATCH K.
LK	ONE OUTPUT OF LATCH K. ONE OF NINE POSITION COUNTER WHOSE OUTPUT IS A GATING LEVEL FOR A CHARACTER COUNTER BIT.
LL NOT	ZERO OUTPUT OF LATCH L.
LL	ONE OUTPUT OF LATCH L. ONE OF NINE POSITION COUNTER WHOSE OUTPUT IS A GATING LEVEL FOR A CHARACTER COUNTER BIT.
LMA	LATCH M (LM) OUTPUT, FROM DRIVE SOURCE A.
LMD	LATCH MD - A BUFFER LATCH IN THE NINE POSITION COUNTER.
LMMH	LATCH OUTPUT, MULTIPLY, MULTIPLY HOLD.
LMNPQR	LOGIC TIE POINT - THE OR OUTPUT COMPARE ERROR LEVEL WHICH CAUSES COMPARE ERROR INSTRUCTION DISPLAY REGISTER LATCH TO SET.
LM NOT	ZERO OUTPUT OF LATCH M.
LM	ONE OUTPUT OF LATCH M. ONE OF NINE POSITION COUNTER WHOSE OUTPUT IS A GATING LEVEL FOR A CHARACTER COUNTER BIT.

SYMBOL	DEFINITION
LTRS NOT	INVERSE LOAD, TRANSFER REGISTER SERIAL.
LTRS	LOAD, TRANSFER REGISTER SERIAL.
LT	LAMP TEST LEVEL.
MANCH NOT	INVERSE MANUAL CHANNEL LEVEL.
MANCH	MANUAL CHANNEL LEVEL (LATCH OUTPUT).
MANCH SET A	MANUAL CHANNEL SET LEVEL FROM DRIVE SOURCE A.
MAN A	MANUAL MODE LEVEL FROM DRIVE SOURCE A.
MAN B	MANUAL MODE LEVEL FROM DRIVE SOURCE B.
MAN CH ERR GEN	MANUAL CHANNEL ERROR GENERATE LEVEL.
MAN GATE	MANUAL GATE.
MAN IND	MANUAL MODE, INDICATOR DRIVER OUTPUT.
MAN OR RUN NOT	MANUAL MODE LEVEL.
MCL	MEMORY CLOCK LATE.
MCNN	INVERSE MEMORY CLOCK NORMAL
MCN	MEMORY CLOCK NORMAL.
MDANS	MULTIPLY DIVIDE ANSWER.
MDC1-1	MULTIPLY - DIVIDE COUNTER 1, FROM DRIVE SOURCE 1.
MDC1 NOT THROUGH MDC9 NOT	INVERSE MULTIPLY - DIVIDE COUNTER 1 THROUGH 9.
MDC2-1	MULTIPLY - DIVIDE COUNTER 2, FROM DRIVE SOURCE 1.
MDC8-1	MULTIPLY - DIVIDE COUNTER 8, FROM DRIVE SOURCE 1.

SYMBOL	DEFINITION
MDCA NOT, -CB NOT, -CC NOT, -C D NOT, -CE NOT, -CF NOT, -CG N	INVERSE MULTIPLY - DIVIDE COUNTER A, B, C, D, E, F, G AND H LATCH OUTPUTS.
MDCA, -CB, -CC, -CD, -CE AND C F	MULTIPLY - DIVIDE COUNTER A, B, C, D, E AND F LATCH OUTPUTS.
MDCG	MULTIPLY DIVIDE COUNTER G LATCH OUTPUT.
MDCH	MULTIPLY DIVIDE COUNTER H LATCH OUTPUT.
MDCP1 AND MDCP2	MULTIPLY - DIVIDE CLOCK PULSES 1 AND 2.
MDDIS	MULTIPLY - DIVIDE DISPLAY.
MD INH NOT	INVERSE, MULTIPLY - DIVIDE INHIBIT.
MEM SIM IND	MEMORY SIMULATE, INDICATOR DRIVER OUTPUT.
MEM SIM NOT	INVERSE MEMORY SIMULATE MODE LEVEL.
MEM SIM RELAY COIL	MEMORY SIMULATE RELAY COIL (RELAY DRIVER OUT-PUT).
MEM SIM	ONE OUTPUT OF MEMORY SIMULATE LATCH.
MGMRI	MULTIPLY GATE MRI.
MKA	OR INPUT - COMPARE ERROR LEVEL.
ML78 NOT	INVERSE MEMORY LOAD, OUTPUT LEVEL TO SWITCH 78.
ML78	MEMORY LOAD, OUTPUT LEVEL TO SWITCH 78.
MLA NOT	INVERSE MEMORY LOAD, OUTPUT FROM DRIVE SOURCE A.
MLA	MEMORY LOAD LEVEL FROM A DRIVE SOURCE.
MLB4	MEMORY LOAD, OUTPUT FROM GATE B4.

SYMBOL	DEFINITION
ML B5A AND B	MEMORY LOAD, OUTPUT LEVEL FROM GATE B5, DRIVE SOURCES A AND B.
ML B6	MEMORY LOAD INPUT TO GATE B6.
ML IND	MEMORY LOAD MODE, INDICATOR DRIVER OUTPUT.
ML NOTB4	INVERSE MEMORY LOAD, OUTPUT FROM GATE B4.
MMHD NOT	INVERSE MULTIPLY, MULTIPLY HOLD, DIVIDE.
MMHD	MULTIPLY - MULTIPLY HOLD DIVIDE.
MNPQRS	LOGIC TIE POINT - AN OR INPUT COMPARE ERROR LEVEL WHICH CAUSES COMPARE ERROR INSTRUCTION DISPLAY REGISTER LATCH TO SET
MOD1 A GRD IND THROUGH MOD7 A GRD IND	GROUND LEVEL ROUTED BY MODULE SWITCHING RELAYS TO MODULES 1 THROUGH 7, CHANNEL 3, INDICATOR LAMPS
MOD1 B GRD IND THROUGH MOD7 B GRD IND	GROUND LEVEL ROUTED BY MODULE SWITCHING RELAYS TO MODULES 1 THROUGH 7, CHANNEL 1, INDICATOR LAMPS.
MOD1 CH1 IND-12 THROUGH MOD7 C H1 IND-12	MINUS 12 VOLTS ROUTED BY MODULE SWITCHING RELAYS TO MODULES 1 THROUGH 7, CHANNEL 1, INDICATOR LAMPS
MOD1 CH2 IND-12 THROUGH MOD7 C H2 IND-12	MINUS 12 VOLTS ROUTED BY MODULE SWITCHING RELAYS TO MODULES 1 THROUGH 7, CHANNEL 2, INDICATOR LAMPS
MOD1 CH3 IND-12 THROUGH MOD7 C H3 IND-12	MINUS 12 VOLTS ROUTED BY MODULE SWITCHING RELAYS TO MODULES 1 THROUGH 7, CHANNEL 3, INDICATOR LAMPS
MOD1 C GRD IND THROUGH MOD7 C GRD IND	GROUND LEVEL ROUTED BY MODULE SWITCHING RELAYS TO MODULES 1 THROUGH 7, CHANNEL 2, INDICATOR LAMPS.
MOD SEL ERR	MODULE SELECTION ERROR.
MOD SEL IND	GROUND LEVEL APPLIED TO MODULE SELECTION INDICATOR LAMP WHEN CHANNEL OR MODULE SELECTION RELAY IS ENERGIZED.

MOD SEL	SYMBOL	DEFINITION
		MODULE SELECTION LEVEL.
MP10 RES		MEMORY REGISTER PROCESS INPUT/OUTPUT RESET.
MTA1-3WDA, A AND MTA1-3ZDA	MTA1-3XDA, MTA1-3YD	MISSING TRANSLATED CHANNEL A1 THROUGH A3, W,X,Y AND Z CLOCK PULSE DRIVERS TO DATA ADAPTER.
NA1-3DIN		NAND, CHANNELS A1 THROUGH A3, DATA IN.
NA1 NOT THROUGH NA9	NA9 NOT	NAND, INVERSE ADDRESS SELECTION BITS 1 THROUGH 9.
NA1 THROUGH NA9		NAND, ADDRESS SELECTION BITS 1 THROUGH 9.
NA11 NOT		NAND, INVERSE OUTPUT OF 1ST DELAY LATCH AT THE END OF THE AC CUMULATOR - INSTRUCTION CHANNEL OF 31 MICROSECOND DELAY LINE
NA11		NAND, OUTPUT OF 1ST DELAY LATCH AT THE END OF THE ACCUMULATOR - INSTRUCTION CHANNEL OF 31 MICROSECOND DELAY LINE.
NA13A		NAND, OUTPUT FROM A DRIVE SOURCE OF THE THIRD DELAY LATCH AT THE END OF THE ACCUMULATOR - INSTRUCTION COUNTER CHANNEL OF THE 31 MICROSECOND DELAY LINE.
NA13 B6		NAND OUTPUT OF 3RD DELAY LATCH AT THE END OF THE ACCUMULATOR INSTRUCTION CHANNEL OF THE 31 MICROSECOND DELAY LINE. INPUT TO GATE B6.
NA13 NOT		NAND, INVERSE OUTPUT OF 3RD DELAY LATCH AT THE END OF THE AC CUMULATOR - INSTRUCTION CHANNEL OF THE 31 MICROSECOND DELAY LINE.
NBG10B NOT		NAND, INVERSE BIT GATE 10, FROM B DRIVE SOURCE.
NBG10 B5		NAND BIT GATE 10, OUTPUT FROM GATE B5.
NBG10 B7		NAND, BIT GATE 10, GATE B7 OUTPUT.
NBG10		NAND BIT GATE 10 LEVEL.

SYMBOL	DEFINITION
NBGI1B NOT	NAND, INVERSE BIT GATE 11, FROM B DRIVE SOURCE.
NBGI1 B4	NAND, BIT GATE 11, OUTPUT FROM GATE B4.
NBGI1 B5	NAND, BIT GATE 11, OUTPUT FROM GATE B5.
NBGI1 B7	NAND, BIT GATE 11, GATE B7 OUTPUT
NBGI2B NOT	NAND, INVERSE BIT GATE 12, FROM B DRIVE SOURCE.
NBGI2 B5	NAND, BIT GATE 12, OUTPUT FROM GATE B5.
NBGI2 B7	NAND, BIT GATE 12, GATE B7 OUTPUT.
NBGI3B NOT	NAND, INVERSE BIT GATE 13, FROM B DRIVE SOURCE.
NBGI3 B4	NAND BIT GATE 13, OUTPUT FROM GATE B4.
NBGI3 B5	NAND, BIT GATE 13, OUTPUT FROM GATE B5.
NBGI3	NAND, BIT GATE 13.
NBGI4B NOT	INVERSE, NAND, BIT GATE 14 FROM DRIVE SOURCE B.
NBGI=B1	NAND, BIT GATE 1, INPUT TO GATE B1.
NBGI A NOT THROUGH NBGI14A NOT	NAND, INVERSE BIT GATE 1 THROUGH 14, FROM A DRIVE SOURCES.
NBGI C	NAND, BIT GATE 1 FROM DRIVE SOURCE C.
NBGI B3 THROUGH NBGI14 B3	NAND BIT GATE 1 THROUGH BIT GATE 14, OUTPUT OF GATE 02, B3 T IMING DRIVERS.
NBGI B4 THROUGH NBGI14 B4	NAND, BIT GATE 1 THOUGH NAND, BIT GATE 14, OUTPUTS FROM GATE B4.
NBGI B5	NAND, BIT GATE 1, OUTPUT FROM GATE B5.

SYMBOL	DEFINITION
NBG1 B6 THROUGH NBG14 B6	NAND, BIT GATE 1 THROUGH 14 INPUTS TO GATE B6.
NBG1 B7	NAND, BIT GATE 1, OUTPUT FROM GATE B7.
NBG1 THROUGH 14	NAND, BIT GATE 1 THROUGH 14.
NBG2=B1	NAND, BIT GATE 2, INPUT TO GATE B1.
NBG2B4 AND NBG5B4	NAND, BIT GATES 2 AND 5 OUTPUTS OF GATE B4.
NBG28 NOT	NAND, INVERSE BIT GATE 2, FROM B DRIVE SOURCE.
NBG2C NOT, -3CNOT, -4CNOT, -6C NOT, -8CNOT, -9CNOT AND -13CND	NAND, INVERSE, BIT GATES 2,3,4,6,8,9, AND 13 FROM C DRIVE SOURCE.
NBG2C	NAND, BIT GATE 2 FROM DRIVE SOURCE C.
NBG2 B5	NAND, BIT GATE 2, OUTPUT FROM GATE B5.
NBG2 B7	NAND, BIT GATE 2, OUTPUT FROM GATE B7.
NBG3B NOT	NAND, INVERSE BIT GATE 3, FROM B DRIVE SOURCE.
NBG3 B4	NAND, BIT GATE 3, OUTPUT FROM GATE B4.
NBG3 B5	NAND, BIT GATE 3, OUTPUT FROM GATE B5.
NBG3 B7	NAND, BIT GATE 3, GATE B7 OUTPUT.
NBG4B NOT	NAND, INVERSE BIT GATE 4, FROM B DRIVE SOURCE.
NBG4C	NAND, BIT GATE 4 FROM DRIVE SOURCE C.
NBG4 B5	NAND, BIT GATE 4, OUTPUT FROM GATE B5.
NBG4 B7	NAND, BIT GATE 4, GATE B7 OUTPUT.
NBG5B NOT	NAND, INVERSE BIT GATE 5, FROM B DRIVE SOURCE.



SYMBOL	DEFINITION
NBG5C NOT	INVERSE, NAND, BIT GATE 5 FROM DRIVE SOURCE C.
NBG5C	NAND, BIT GATE 5 FROM DRIVE SOURCE C.
NBG5 B5	NAND, BIT GATE 5, OUTPUT FROM GATE B5.
NBG5 B7	NAND, BIT GATE 5, GATE B7 OUTPUT.
NBG6B NOT	NAND, INVERSE BIT GATE 6, FROM B DRIVE SOURCE.
NBG6 B5	NAND, BIT GATE 6, OUTPUT FROM GATE B5.
NBG7B NOT	INVERSE, NAND, BIT GATE 7, FROM B DRIVE SOURCE.
NBG7 B7	NAND, BIT GATE 7, GATE B7 OUTPUT.
NBG8B NOT	NAND, INVERSE BIT GATE 8, FROM B DRIVE SOURCE.
NBG8 B7	NAND, BIT GATE 8, GATE B7 OUTPUT.
NBG9B NOT	INVERSE, NAND, BIT GATE 9, FROM B DRIVE SOURCE.
NBG9 B4	NAND, BIT GATE 9, OUTPUT FROM GATE B4.
NBG9 B7	NAND, BIT GATE 9, GATE B7 OUTPUT.
NBG1B NOT	NAND, INVERSE BIT GATE 1, FROM B DRIVE SOURCE.
NBG1C NOT	INVERSE, NAND, BIT GATE 1 FROM DRIVE SOURCE C.
NCPFE NOT	NAND, INVERSE CLOCK PULSE X FROM F DRIVE SOURCE.
NCPW1 NOT	NAND, INVERSE CLOCK PULSE W FROM DRIVE SOURCE 1.
NCPW2 NOT	NAND, INVERTED CLOCK PULSE W FROM DRIVE SOURCE 2.
NCPW8 NOT	NAND, INVERSE CLOCK PULSE W, FROM B DRIVE SOURCE.
NCPWC NOT	NAND, INVERSE CLOCK PULSE W FROM C DRIVE SOURCE.

SYMBOL	DEFINITION
NCPND NOT	NAND, INVERSE W CLOCK PULSE DELAYED.
NCPWE1	NAND, CLOCK PULSE W, FROM DRIVE SOURCES E, 1.
NCPWE2	NAND, CLOCK PULSE W, FROM DRIVE SOURCES E, 2.
NCPWE NOT	NAND, INVERSE CLOCK PULSE W FROM E DRIVE SOURCE.
NCPWF1	NAND, CLOCK PULSE W FROM DRIVE SOURCES F, 1.
NCPWF NOT	NAND, INVERSE CLOCK PULSE W FROM F DRIVE SOURCE.
NCPWG	NAND, CLOCK PULSE W FROM G DRIVE SOURCE.
NCPWH	NAND, CLOCK PULSE W FROM H DRIVE SOURCE.
NCPW B3	NAND, CLOCK PULSE W, OUTPUT OF GATE O2, B3 TIMING DRIVER.
NCPW B4	NAND, CLOCK PULSE W, OUTPUT FROM GATE B4.
NCPW B4, -XB4, -YB4 AND -ZB4 -	NAND CLOCK PULSES W,X,Y AND Z, OUTPUTS FROM GATE B4.
NCPW B6	NAND, CLOCK PULSE W INPUT TO GATE B6.
NCPW F2	NAND, CLOCK PULSE W, FROM DRIVE SOURCES F, 2.
NCPW,X,Y AND Z	NAND, CLOCK PULSES W, X, Y AND Z.
NCPX1 NOT	NAND INVERTED CLOCK PULSE X FROM DRIVE SOURCE 1.
NCPX2 NOT	NAND INVERTED CLOCK PULSE X FROM DRIVE SOURCE 2.
NCPXB NOT	NAND, INVERSE CLOCK PULSE X, FROM B DRIVE SOURCE.
NCPXC NOT	NAND, INVERSE CLOCK PULSE X FROM C DRIVE SOURCE.
NCPXD NOT	NAND, INVERSE X CLOCK PULSE DELAYED.

SYMBOL	DEFINITION
NCPXE NOT	NAND, INVERSE CLOCK PULSE X FROM E DRIVE SOURCE.
NCPXE	NAND, CLOCK PULSE X, FROM DRIVE SOURCE E.
NCPXF	NAND, CLOCK PULSE X FROM DRIVE SOURCE F.
NCPXG	NAND, CLOCK PULSE X FROM G DRIVE SOURCE.
NCPXH	NAND, CLOCK PULSE X FROM H DRIVE SOURCE.
NCPX B3	NAND, CLOCK PULSE X, OUTPUT OF GATE 02, B3 TIMING DRIVER.
NCPX B6	NAND CLOCK PULSE X INPUT TO GATE B6.
NCPY1 NOT	NAND, INVERTED CLOCK PULSE Y FROM DRIVE SOURCE 1.
NCPY2 NOT	NAND INVERTED CLOCK PULSE Y FROM DRIVE SOURCE 2.
NCPYB NOT	NAND, INVERSE CLOCK PULSE Y, FROM B DRIVE SOURCE.
NCPYC NOT	NAND, INVERSE CLOCK PULSE Y FROM C DRIVE SOURCE.
NCPYD NOT	NAND, INVERSE Y CLOCK PULSE DELAYED.
NCPYE1	NAND, CLOCK PULSE Y, FROM DRIVE SOURCES E, 1.
NCPYE2	NAND, CLOCK PULSE Y, FROM DRIVE SOURCES E, 2.
NCPYE NOT	NAND, INVERSE CLOCK PULSE Y FROM E DRIVE SOURCE.
NCPYF1	NAND, CLOCK PULSE Y FROM DRIVE SOURCES F, 1.
NCPYF2	NAND, CLOCK PULSE Y FROM DRIVE SOURCES F, 2.
NCPYF NOT	NAND, INVERSE CLOCK PULSE Y FROM F DRIVE SOURCE.
NCPYF	NAND, CLOCK PULSE Y FROM DRIVE SOURCE F.
NCPYG	NAND, CLOCK PULSE Y FROM G DRIVE SOURCE.

SYMBOL	DEFINITION
NCPY B3	NAND, CLOCK PULSE Y, OUTPUT OF GATE 02, B3 TIMING DRIVER.
NCPY B4A	NAND, CLOCK PULSE Y, OUTPUT FROM GATE B4, DRIVE SOURCE A.
NCPY B4	NAND, CLOCK PULSE Y, OUTPUT FROM GATE B4.
NCPY B6	NAND CLOCK PULSE Y INPUT TO GATE B6.
NCPZ1 NOT	NAND, INVERTED CLOCK PULSE Z FROM DRIVE SOURCE 1.
NCPZ2 NOT	NAND, INVERTED CLOCK PULSE Z FROM DRIVE SOURCE 2.
NCPZ8 NOT	NAND, INVERSE CLOCK PULSE Z, FROM B DRIVE SOURCE.
NCPZC NOT	NAND, INVERSE CLOCK PULSE Z FROM C DRIVE SOURCE.
NCPZD NOT	NAND, INVERSE Z CLOCK PULSE DELAYED.
NCPZE1	NAND, CLOCK PULSE Z, FROM DRIVE SOURCES E, 1.
NCPZE2	NAND, CLOCK PULSE Z, FROM DRIVE SOURCES E, 2.
NCPZE NOT	NAND, INVERSE CLOCK PULSE Z FROM E DRIVE SOURCE.
NCPZF NOT	NAND, INVERSE CLOCK PULSE Z FROM F DRIVE SOURCE.
NCPZF	NAND, CLOCK PULSE Z FROM DRIVE SOURCE F.
NCPZ B3	NAND, CLOCK PULSE Z, OUTPUT OF GATE 02, B3 TIMING DRIVER.
NCPZ B4	NAND, CLOCK PULSE Z, OUTPUT FROM GATE B4.
NCPZ B6	NAND CLOCK PULSE Z INPUT TO GATE B 6.
NCST1 NOT	NAND, INVERSE COMPUTER SINGLE - STEP LEVEL FROM DRIVE SOURCE 1.
NCST1	NAND, COMPUTER SINGLE - STEP LEVEL FROM DRIVE SOURCE 1

SYMBOL	DEFINITION
NCST NOT	NAND, INVERSE COMPUTER SINGLE STEP CONTROL.
NCST	NAND, COMPUTER SINGLE - STEP.
NDIV NOT	NAND, INVERSE DIVIDE LATCH OUTPUT.
NDIV	NAND, DIVIDE LATCH OUTPUT.
NDLP	NO DELAY LINE PROCESSION.
NEAM IND	NAND, ERROR IN EVEN MEMORIES, INDICATOR DRIVER OUTPUT.
NEAM	NAND, ERROR IN EVEN MEMORIES LEVEL.
NEBM IND	NAND, ERROR IN (B) ODD MEMORIES, INDICATOR DRIVER OUTPUT.
NEBM	NAND, ERROR IN ODD MEMORIES LEVEL.
NEP13 IND1	NAND, ERROR PULSE 13, INDICATOR DRIVER 1 OUTPUT.
NEP13 IND2	NAND ERROR PULSE 13, INDICATOR DRIVER 2 OUTPUT.
NEP15 IND	NAND, ERROR PULSE 15, INDICATOR DRIVER OUTPUT.
NEP15	NAND, ERROR PULSE 15. (GENERATED ON LOGIC PAGE 15).
NEP2 IND THROUGH NEP13 IND	NAND, ERROR PULSE 2 THROUGH 13, INDICATOR DRIVER OUTPUTS.
NEP2 THROUGH NEP13	NAND, ERROR PULSE 2 THROUGH 13. (GENERATED ON LOGIC PAGES 2 THROUGH 13)
NERR RES1-3	NAND, ERROR RESET, LINES 1 THROUGH 3.
NERR TEST 1-3	NAND, ERROR TEST, LINES 1 THROUGH 3.
NG5 NOT	NAND, INVERSE OUTPUT OF BIT GATE GENERATOR LATCH 5.
NG5	NAND, ONE OUTPUT OF BIT GATE GENERATOR LATCH 5.

SYMBOL	DEFINITION
NHLT NOT	NAND, INVERSE HALT.
NHLT	NAND, HALT LEVEL.
NHOPCI NOT	NAND, INVERSE HOP CONSTANT FOR STORAGE DURING INTERRUPT OPERATION, LATCH OUTPUT.
NHOPCI	NAND, LATCH OUTPUT WHICH GENERATES THE HOP CONSTANT FOR STORAGE DURING AN INTERRUPT OPERATION.
NMCNN	INVERSE, MEMORY CLOCK NOMINAL, NAND.
NMD7 B6	NAND, LATCH 7 OUTPUT OF MULTIPLICAND - DIVISOR REGISTER - INPUT TO GATE B6.
NMD7 NOT B6	NAND, INVERSE LATCH 7 OUTPUT OF MULTIPLICAND - DIVISOR REGISTER - INPUT TO GATE B6.
NMD7 NOT	NAND, INVERSE LATCH 7 OUTPUT OF MULTIPLICAND - DIVISOR REGISTER.
NMD7	NAND, LATCH 7 OUTPUT OF MULTIPLICAND - DIVISOR REGISTER
NMMH NOT	NAND, INVERSE MULTIPLY, MULTIPLY HOLD LATCH OUTPUT.
NMMH	NAND, MULTIPLY, MULTIPLY HOLD LATCH OUTPUT.
NMRI NOT	NAND, ZERO LATCH OUTPUT IN THE MULTIPLIER - QUOTIENT, PRODUCT QUOTIENT REGISTER CONDITIONED BY THE OUTPUT OF THE ACCUMULATOR DURING THE INITIATION OF EITHER MULTIPLY OPERATION AND BY THE QUOTIENT BITS DURING DIVIDE.
NMRI	NAND, OUTPUT OF LATCH IN MULTIPLIER, QUOTIENT, PRODUCT - QUOTIENT REGISTER CONDITIONED BY THE OUTPUT OF THE ACCUMULATOR DURING THE INITIATION OF EITHER MULTIPLY OPERATION AND BY THE QUOTIENT BITS DURING DIVIDE.
NOP1 NOT THROUGH NOP4 NOT	INVERSE, NAND, OPERATION CODE BITS 1 THROUGH 4.

SYMBOL	DEFINITION
NOP1 THROUGH NOP4	NAND, OPERATION CODE BITS 1 THROUGH 4
NORMAL INDI	MEMORY CLOCK NORMAL, INDICATOR DRIVER 1 OUTPUT.
NORMAL IND2	MEMORY CLOCK NORMAL, INDICATOR DRIVER 2 OUTPUT.
NPB NOT	NAND, INVERSE PHASE B.
NPB	NAND, PHASE B, VOTED OUTPUT OF COMPUTER.
NPHAA NOT	NAND, INVERSE PHASE A, FROM DRIVE SOURCE A.
NPHAB NOT	NAND, INVERSE PHASE A, FROM B DRIVE SOURCE.
NPHAC NOT, NPHBC NOT AND NPHCC NOT	NAND, INVERSE, PHASE A, B AND C FROM C DRIVE SOURCE.
NPHAC	NAND, PHASE A FROM C DRIVE SOURCE.
NPHA B3	NAND, PHASE A, OUTPUT OF GATE 02, B3 TIMING DRIVER.
NPHA B4A	NAND, PHASE A, OUTPUT OF GATE B4 DRIVE SOURCE A.
NPHA B4, -BB4 AND -CB4	NAND PHASES A, B AND C OUTPUTS FROM GATE B4.
NPHA B5	NAND, PHASE A, OUTPUT FROM GATE B5.
NPHA B6A AND B	NAND, PHASE A INPUT TO GATE B6 FROM A AND B DRIVE SOURCES.
NPHA B7	NAND, PHASE A, GATE B7 OUTPUT.
NPHBA NOT	NAND, INVERSE PHASE B, FROM DRIVE SOURCE A.
NPHBB NOT	NAND, INVERSE PHASE B, FROM B DRIVE SOURCE.
NPHBC	NAND, PHASE B FROM DRIVE SOURCE C.
NPHB B3	NAND, PHASE B, OUTPUT OF GATE 02, B3 TIMING DRIVER.

SYMBOL	DEFINITION
NPHB B4A	NAND, PHASE B, OUTPUT OF GATE B4 DRIVE SOURCE A.
NPHB B4	NAND, PHASE B OUTPUT OF GATE B4.
NPHB B5	NAND PHASE B, OUTPUT FROM GATE B5.
NPHB B6A AND B	NAND, PHASE B INPUT TO GATE B6 FROM A AND B DRIVE SOURCES.
NPHB B7	NAND, PHASE B, GATE B7 OUTPUT.
NPHCA NOT	NAND, INVERSE PHASE C, FROM DRIVE SOURCE A.
NPHCB NOT	INVERSE, NAND, PHASE C, FROM B DRIVE SOURCE.
NPHC AND NBG11	NAND, PHASE C AND NAND, BIT GATE 11.
NPHC B3	NAND, PHASE C, OUTPUT OF GATE O2, B3 TIMING DRIVER.
NPHC B4A	NAND, PHASE C, OUTPUT OF GATE B4 DRIVE SOURCE A
NPHC B5	NAND, PHASE C, OUTPUT FROM GATE B5.
NPHC B6	NAND, PHASE C INPUT TO GATE B6.
NPHC B7	NAND, PHASE C, GATE B7 OUTPUT.
NPIO	NAND, DECODED PROCESS INPUT/OUTPUT OPERATION.
NPORST	LOGIC TIE POINT - COMPARE ERROR LEVEL WHICH CAUSES THE COMPARE ERROR BUFFER REGISTER 14 LATCH TO BE SET AT CYCLE 4 AND N AND BIT GATE 6 TIME.
NPRO B6	NAND, OUTPUT OF LATCH CONTAINING THE OLD PARTIAL PRODUCT DURING EITHER MULTIPLY OPERATION OR FOUR TIMES THE OLD REMAINDER DURING DIVIDE. INPUT TO GATE B6.
NPRO NOT	NAND, INVERSE OLD PARTIAL PRODUCT DURING EITHER MULTIPLY OPERATION OR FOUR TIMES THE OLD REMAINDER DURING DIVIDE, LATCH



SYMBOL	DEFINITION
NPRO	OUTPUT. NAND, OUTPUT OF LATCH CONTAINING THE OLD PARTIAL PRODUCT DURING EITHER MULTIPLY OPERATION OR FOUR TIMES THE OLD REMAINDER DURING DIVIDE.
NSCA1B0 NOT	INVERSE, NAND, SELF CHECK, CHANNEL A1, BUFFER OSCILLATOR.
NSCA1EAM	NAND, SELF CHECK, CHANNEL A1, ERROR IN (A) EVEN MEMORIES.
NSCA1EBM	NAND, SELF CHECK, CHANNEL A1, ERROR IN (B) ODD MEMORIES.
NSCA1G5 NOT	NAND, INVERSE, SELF CHECK, CHANNEL A1, BIT GATE GENERATOR 5.
NSCA1-3A1-9	NAND, SELF CHECK CHANNELS A1 THROUGH A3, ADDRESS BITS 1 THROUGH 9.
NSCA1-30P1-4	NAND, SELF CHECK CHANNELS A1 THROUGH A3, OPERATION CODE BITS 1 THROUGH 4.
NSCA1PB NOT	NAND, INVERSE SELF CHECK, CHANNEL A2, PHASE B.
NSCA1TLC	NAND, SELF CHECK, CHANNEL A1, TWO SIMULTANEOUS MEMORY ERRORS (AN ABORT CONDITION).
NSCA1TRS	NAND, SELF CHECK, CHANNEL A1, TRANSFER REGISTER SERIAL
NSCA1WDA	NAND, SELF CHECK, CHANNEL A1, W CLOCK PULSE DRIVER TO DATA ADAPTER
NSCA1XDA	NAND, SELF CHECK, CHANNEL A1, X CLOCK PULSE DRIVER TO DATA ADAPTER.
NSCA1YDA	NAND, SELF CHECK, CHANNEL A1, Y CLOCK PULSE DRIVER TO DATA ADAPTER.
NSCA1ZDA	NAND, SELF CHECK, CHANNEL A1, Z CLOCK PULSE DRIVER TO DATA ADAPTER.

SYMBOL	DEFINITION
NSCA2A13	NAND, SELF CHECK, CHANNEL A2, A13 LEVEL.
NSCA2B0 NOT	INVERSE, NAND, SELF CHECK, CHANNEL A2, BUFFER OSCILLATOR.
NSCA2EAM	NAND, SELF CHECK, CHANNEL A2, ERROR IN (A) EVEN MEMORIES.
NSCA2EBM	NAND, SELF CHECK, CHANNEL A2, ERROR IN (B) ODD MEMORIES.
NSCA2G5 NOT	NAND, INVERSE SELF CHECK, CHANNEL A2, BIT GATE GENERATOR 5.
NSCA2P8 NOT	NAND, INVERSE SELF CHECK, CHANNEL A2, PHASE B.
NSCA2TLC	NAND, SELF CHECK, CHANNEL A2, TWO SIMULTANEOUS MEMORY ERRORS (AN ABORT CONDITION).
NSCA2TRS	NAND, SELF CHECK, CHANNEL A2, TRANSFER REGISTER SERIAL.
NSCA2WDA	NAND, SELF CHECK, CHANNEL A2, W CLOCK PULSE DRIVER TO DATA A DAPTER.
NSCA2XDA	NAND, SELF CHECK, CHANNEL A2, X CLOCK PULSE DRIVER TO DATA A DAPTER.
NSCA2YDA	NAND, SELF CHECK, CHANNEL A2, Y CLOCK PULSE DRIVER TO DATA A DAPTER.
NSCA2ZDA	NAND, SELF CHECK, CHANNEL A2, Z CLOCK PULSE DRIVER TO DATA A DAPTER.
NSCA3A13	NAND, SELF CHECK, CHANNEL A3, A13 LEVEL.
NSCA3B0 NOT	INVERSE, NAND, SELF CHECK, CHANNEL A3, BUFFER OSCILLATOR.
NSCA3EAM	NAND, SELF CHECK, CHANNEL A3, ERROR IN (A) EVEN MEMORIES.
NSCA3EBM	NAND, SELF CHECK, CHANNEL A3, ERROR IN (B) ODD MEMORIES.
NSCA3G5 NOT	NAND, SELF CHECK, CHANNEL A3, BIT GATE GENERATOR 5.

SYMBOL	DEFINITION
NSCA3PB NOT	NAND, INVERSE SELF CHECK, CHANNEL A3, PHASE B.
NSCA3TLC	NAND, SELF CHECK, CHANNEL A3, TWO SIMULTANEOUS MEMORY ERRORS (AN ABORT CONDITION).
NSCA3TRS	NAND, SELF CHECK, CHANNEL A3, TRANSFER REGISTER SERIAL.
NSCA3WDA	NAND, SELF CHECK, CHANNEL A3, W CLOCK PULSE DRIVER TO DATA A DAPTER.
NSCA3XDA	NAND, SELF CHECK, CHANNEL A3, X CLOCK PULSE DRIVER TO DATA A DAPTER.
NSCA3YDA	NAND, SELF CHECK, CHANNEL A3, Y CLOCK PULSE DRIVER TO DATA A DAPTER.
NSCA3ZDA	NAND, SELF CHECK, CHANNEL A3, Z CLOCK PULSE DRIVER TO DATA A DAPTER.
NSCBRA14P	NAND, SELF CHECK, BUFFER REGISTER A, BIT 14. (SPECIAL PARITY BIT).
NSCBRB14P	NAND, SELF CHECK, BUFFER REGISTER B, BIT 14. (SPECIAL PARITY BIT).
NSP1 NOT	NAND, INVERSE SPARE PROBE 1.
NSP2 NOT	NAND, INVERSE SPARE PROBE 2.
NSTO NOT	NAND, INVERSE STORE INSTRUCTION.
NTLC IND	NAND, TWO SIMULTANEOUS MEMORY ERRORS, INDICATOR DRIVER OUTPUT.
NTLC	NAND, TWO SIMULTANEOUS MEMORY ERRORS LEVEL.
NTRS B6	NAND, OUTPUT OF TRANSFER REGISTER SERIAL LATCH. INPUT TO GATE B6.

SYMBOL	DEFINITION
NTRS NOT	NAND, INVERSE TRANSFER REGISTER SERIAL LATCH OUTPUT.
NTRS	NAND, TRANSFER REGISTER SERIAL LATCH OUTPUT
NUT	SAMPLE ERROR GATE FOR THE CEPIOA LATCH.
OAC NOT	INVERSE OPERAND ADDRESS COMPARE.
OAC	OPERAND ADDRESS COMPARE.
ODD	ODD, DATA TRANSFER CONTROL LEVEL
OLIVE	ERROR SIGNAL ASSOCIATED WITH DATA TRANSFER DURING MEMORY LOAD PREVENTS SPARE PROBE TURN ON OF DISPLAY SHIFT REGISTER.
ONE NOT OR FOUR NOT	TAPE READER OPERATION CODE BIT 1 AND TAPE READER OPERATION CODE BIT 4 DECODED.
ONE NOT OR TWO NOT	TAPE READER OPERATION CODE BIT 1 AND TAPE READER OPERATION CODE BIT 2 DECODED.
OPA1	OPERATION CODE, CHANNEL A1 CONTROL.
OPA2	OPERATION CODE, CHANNEL A2 CONTROL.
OPA3	OPERATION CODE, CHANNEL A3 CONTROL.
OPC	OPERATION CODE COMPARE.
OPER R	OPERATE ADDRESS SERIALIZER PARITY BIT LATCH.
OPER (R)	OPERATE POWER --- A ONE LEVEL WHEN POWER IS UP.
OPER(R) NOT	INVERSE OPERATE POWER.
OVERRIDE INDI	OVER RIDE ERROR, INDICATOR DRIVER 1.
OVERRIDE IND2	OVERRIDE ERROR, INDICATOR DRIVER 2.

SYMBOL	DEFINITION
PAST IND	PAST, INDICATOR DRIVER OUTPUT.
PHASE OUT NOT	INVERTED PHASE OUT - SYNC LEVEL FOR SPARE PROBE ON - OFF.
PHASE OUT	PHASE OUT - SYNC LEVEL FOR SPARE PROBE ON - OFF.
PHB 8G6 CPX	PHASE B AND BIT GATE 6 AND CLOCK PULSE X.
PHG	PAST HISTORY GATE.
PHI NOT	INVERSE PAST HISTORY INHIBIT LEVEL.
PHM=A=NOT	INVERSE, PAST HISTORY MODE, FROM A DRIVE SOURCE.
PHMDC=EV	PAST HISTORY MULTIPLY - DIVIDE COUNTER EVEN.
PHMDC=INH=NOT	INVERSE PAST HISTORY MULTIPLY - DIVIDE COUNTER INHIBIT.
PHMDCA NOT	INVERSE A OUTPUT OF THE PAST HISTORY MULTIPLY - DIVIDE COUNTER.
PHMDCA	A OUTPUT OF THE PAST HISTORY, MULTIPLY - DIVIDE COUNTER.
PHMDCC NOT	INVERSE, C OUTPUT OF THE PAST HISTORY MULTIPLY - DIVIDE COUNTER.
PHMDCC	C OUTPUT OF THE PAST HISTORY MULTIPLY - DIVIDE COUNTER.
PHMDCD NOT	INVERSE, D OUTPUT OF THE PAST HISTORY MULTIPLY - DIVIDE COUNTER.
PHMDCD	D OUTPUT OF THE PAST HISTORY MULTIPLY - DIVIDE COUNTER.
PHMDCE NOT	INVERSE, E OUTPUT OF THE PAST HISTORY MULTIPLY - DIVIDE COUNTER.
PHMDCE	E OUTPUT OF THE PAST HISTORY MULTIPLY - DIVIDE COUNTER.
PHMDCF NOT	INVERSE F OUTPUT OF THE PAST HISTORY MULTIPLY DIVIDE COUNTER

SYMBOL	DEFINITION
PHMDCF	F OUTPUT OF THE PAST HISTORY MULTIPLY - DIVIDE COUNTER.
PHMDC NOT	INVERSE PAST HISTORY MULTIPLY - DIVIDE COUNTER.
PHMDC	PAST HISTORY MULTIPLY - DIVIDE COUNTER.
PHMMHD	PAST HISTORY, MULTIPLY - MULTIPLY HOLD DIVIDE.
PHM NOT	INVERSE PAST HISTORY MODE.
PHM	PAST HISTORY MODE
PHS SYNC ERR NOT	INVERSE PHASE SYNC ERROR.
PIO1 THROUGH PIO3	PROCESS INPUT - OUTPUT LEVEL FROM DRIVE SOURCES 1 THROUGH 3.
PIO AB13D NOT	INVERSE PROCESS INPUT/OUTPUT ACCUMULATOR BIT 13 DELAYED.
PIO AB13D	PROCESS INPUT/OUTPUT ACCUMULATOR BIT 13 DELAYED.
PIO AB16 NOT	INVERSE PROCESS INPUT/OUTPUT ACCUMULATOR REGISTER BIT 18.
PIO AB1 IND. THROUGH PIO AB25 I ND	PROCESS INPUT OUTPUT ACCUMULATOR REGISTER BIT 1 THROUGH BIT 25, INDICATOR DRIVER OUTPUT.
PIO AB1 THROUGH B25	PROCESS INPUT/OUTPUT ACCUMULATOR REGISTER BIT 1 THROUGH BIT 25.
PIO AB22D NOT	INVERSE PROCESS INPUT/OUTPUT ACCUMULATOR BIT 22 DELAYED.
PIO AB22D	PROCESS INPUT/OUTPUT ACCUMULATOR BIT 22 DELAYED.
PIO AB25D NOT	INVERSE PROCESS INPUT/OUTPUT ACCUMULATOR BIT 25 DELAYED.
PIO AB25D	PROCESS INPUT/OUTPUT ACCUMULATOR BIT 25 DELAYED.
PIO AB4D NOT	INVERSE PROCESS INPUT/OUTPUT ACCUMULATOR BIT 4 DELAYED.

SYMBOL	DEFINITION
PIO AB4D	PROCESS INPUT/OUTPUT ACCUMULATOR BIT 4 DELAYED.
PIO AB9 NOT	INVERSE PROCESS INPUT/OUTPUT ACCUMULATOR REGISTER BIT 9.
PIO ABD	PROCESS INPUT/OUTPUT ACCUMULATOR BITS DELAYED.
PIO A SIGN IND	PROCESS INPUT/OUTPUT ACCUMULATOR REGISTER SIGN BIT, INDICATOR DRIVER OUTPUT.
PIO A SIGN NOT	INVERSE PROCESS INPUT/OUTPUT ACCUMULATOR REGISTER SIGN BIT LEVEL.
PIO A SIGN	PROCESS INPUT/OUTPUT ACCUMULATOR SIGN BIT LEVEL.
PIO MB13D NOT	INVERSE PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 13 DELAYED.
PIO MB13D	PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 13 DELAYED.
PIO MB1A	PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 1 FROM A DRIVE SOURCE.
PIO MB1 IND THROUGH PIO MB25 IND	PROCESS INPUT OUTPUT MEMORY REGISTER BIT 1 THROUGH BIT 25, INDICATOR DRIVER OUTPUT.
PIO MB1 NOT THROUGH B25 NOT	INVERSE PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 1 THROUGH BIT 25 THROUGH BIT 25.
PIO MB1 THROUGH B25	PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 1 THROUGH BIT 25.
PIO MB22D NOT	INVERSE PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 22 DELAYED.
PIO MB22D	PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 22 DELAYED.
PIO MB25D NOT	INVERSE PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 25 DELAYED.
PIO MB25D	PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 25 DELAYED.
PIO MB4D NOT	INVERSE PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 4 DELAYED.

SYMBOL	DEFINITION
PIO MB4D	PROCESS INPUT/OUTPUT MEMORY REGISTER BIT 4 DELAYED.
PIO MB0	PROCESS INPUT/OUTPUT MEMORY REGISTER BITS DELAYED.
PIO M SIGNA	PROCESS INPUT/OUTPUT MEMORY REGISTER SIGN BIT FROM A DRIVE SOURCE.
PIO M SIGN IND	PROCESS INPUT/OUTPUT MEMORY REGISTER SIGN BIT, INDICATOR DRIVER OUTPUT.
PIO M SIGN NOT	INVERSE PROCESS INPUT/OUTPUT MEMORY REGISTER SIGN BIT.
PIO M SIGN	PROCESS INPUT/OUTPUT MEMORY REGISTER SIGN BIT.
PIO RES NOT	INVERSE PROCESS INPUT/OUTPUT RESET.
PLUS 6 SP1	ACME PLUS 6 VOLTS TO SPARE PROBE 1.
PLUS 6 SP2	ACME PLUS 6 VOLTS TO SPARE PROBE 2.
PODC	CONTROL GATE DURING CORRECT HISTORY WORD WHICH ALLOWS SPARE PROBE TURN ON OF DISPLAY SHIFT REGISTER.
PPQ1 THROUGH PPQ12	PARTIAL PRODUCT - QUOTIENT 1 THROUGH 12.
PRESENT IND	PRESENT, INDICATOR DRIVER OUTPUT.
PSE IND	PHASE SYNC ERROR, INDICATOR DRIVER OUTPUT.
PTGWD	PULSE TO GENERATE W DELAYED CLOCK
PTGW	PULSE TO GENERATE W CLOCK.
PTGXD	PULSE TO GENERATE X DELAYED CLOCK.
PTGX	PULSE TO GENERATE X CLOCK.
PTGYD	PULSE TO GENERATE Y DELAYED CLOCK



SYMBOL	DEFINITION
PTGY	PULSE TO GENERATE Y CLOCK
PTGZD	PULSE TO GENERATE Z DELAYED CLOCK.
PTGZ	PULSE TO GENERATE Z CLOCK
PWR HLT	POWER HALT.
QQ NOT	INVERSE LEVEL - (LOGIC FUNCTION - ACCUMULATOR DISPLAY REGENERATION GATE AND INVERSE PAST HISTORY INHIBIT).
RAY NOT	INVERSE LATCH OUTPUT, CONTROL LEVEL FOR SIMULATING HOP CONSTANT DURING SELF CHECK.
RDL1	READ DELAY LINE 1.
RDL2	READ DELAY LINE 2.
RDL3	READ DELAY LINE 3.
REGGATE	ACCUMULATOR DISPLAY REGENERATION GATE.
RESET=MDCTR=2	RESET MULTIPLY - DIVIDE COUNTER 2.
RESET HWC	RESET HISTORY WORD COUNTER.
RESET MDCTR2	RESET MULTIPLY/DIVIDE COUNTER 2.
RESINSDR	RESET INSTRUCTION DISPLAY REGISTER.
RES PB	RESET PARITY BIT.
RES RT NOT	INVERSE RESET DATA AND ADDRESS SERIALIZER PARITY BIT LATCHES
RES SSMBRA	RESET, SECTOR, SYLLABLE, MODULE, BUFFER REGISTER LEVEL FROM DRIVE SOURCE A.

SYMBOL	DEFINITION
RES SSMBRB	RESET, SECTOR, SYLLABLE, MODULE, BUFFER REGISTER LEVEL FROM DRIVE SOURCE B.
REWIND FWD	REWIND FORWARD.
REWIND REV	REWIND REVERSE.
RMDIS	RESET ON MRI DURING DIVIDE, CONTROL LEVEL.
R NOT	INVERSE ADDRESS SERIALIZER PARITY BIT LATCH OUTPUT.
R RUN	REVERSE RUN TAPE READER.
R	ADDRESS SERIALIZER PARITY BIT LATCH OUTPUT.
RTROP3 NOT	INVERSE RESET TAPE READER OPERATION BIT 3.
RTROP3	RESET TAPE READER OPERATION BIT 3.
RUN-A, B AND C	AND C DENOTES DRIVE SOURCES. TAPE READER RUN LEVEL. 1 ONE OUTPUT LEVEL OF A TRATCH. A, B
RUN NOT	INVERSE TAPE READER RUN LEVEL.
RVS A	REVERSE LEVEL FROM A DRIVE SOURCE.
RVS IND	REVERSE, INDICATOR DRIVER OUTPUT.
S0	STEERING LEVEL 0 - CONTROL LEVEL FOR PHASE A GENERATION.
S1	STEERING LEVEL 1 - CONTROL LEVEL FOR PHASE B GENERATION.
S2	STEERING LEVEL 2 - CONTROL LEVEL FOR PHASE C GENERATION.
S7B8BX3G	SWITCH 78, DECK A, POLE BX, PIN 3 CONTROL GROUND WHICH ALLOW S SWITCHING A13 DATA.
S7B8XG	SWITCH 78, DECK A, POLE X, CONTROL GROUND WHICH ALLOWS SERIA L REGISTER TRANSFER.

SYMBOL	DEFINITION
S78CXXG	SWITCH 78, DECK C-POLE XX, CONTROL GROUND WHICH ALLOWS CERTAIN SWITCH INFORMATION.
SA1DT	SELF - CHECK, CHANNEL A1, DATA LEVEL.
SA1-3CST NOT	SHIELD, INVERSE CHANNEL A1 THROUGH A3 COMPUTER SINGLE - STEP
SA1-3HLT	SHIELD, CHANNEL A1 THROUGH A3 HALT.
SA1-3TER	SHIELD, CHANNEL A1 THROUGH A3, TIMING ERROR RESET.
SA2DT	SELF - CHECK, CHANNEL A2, DATA LEVEL.
SA3DT	SELF - CHECK, CHANNEL A3, DATA LEVEL.
SALLY	LEVEL CAUSES TAPE POWER RELEASE GROUND IF TAPE DOES NOT STOP WITHIN 50 MILLISECOND.
SAM ERRS	SAMPLE ERRORS LEVEL.
SA 1A	SHIFT ACCUMULATOR PULSE A FROM DRIVE SOURCE 1.
SA 1B	SHIFT ACCUMULATOR PULSE B FROM DRIVE SOURCE 1.
SA 1C	SHIFT ACCUMULATOR PULSE C FROM DRIVE SOURCE 1.
SA 1D	SHIFT ACCUMULATOR PULSE D FROM DRIVE SOURCE 1.
SA 2A	SHIFT ACCUMULATOR PULSE A FROM DRIVE SOURCE 2.
SA 2B	SHIFT ACCUMULATOR PULSE B FROM DRIVE SOURCE 2.
SA 2C	SHIFT ACCUMULATOR PULSE C FROM DRIVE SOURCE 2.
SA 2D	SHIFT ACCUMULATOR PULSE D FROM DRIVE SOURCE 2.
SBI	SWITCH BOUNCE INHIBIT.

SYMBOL	DEFINITION
SCA1A1N	SELF CHECK, CHANNEL A1, INVERSE ADDRESS - SELECTION BIT 1
SCA1A2N	SELF CHECK, CHANNEL A1, INVERSE ADDRESS - SELECTION BIT 2
SCA1A3N	SELF CHECK, CHANNEL A1, INVERSE ADDRESS - SELECTION BIT 3
SCA1A4N	SELF CHECK, CHANNEL A1, INVERSE ADDRESS - SELECTION BIT 4
SCA1A5N	SELF CHECK, CHANNEL A1, INVERSE ADDRESS - SELECTION BIT 5
SCA1A6N	SELF CHECK, CHANNEL A1, INVERSE ADDRESS - SELECTION BIT 6
SCA1A7N	SELF CHECK, CHANNEL A1, INVERSE ADDRESS - SELECTION BIT 7
SCA1A8N	SELF CHECK, CHANNEL A1, INVERSE ADDRESS - SELECTION BIT 8
SCA1A9N	SELF CHECK, CHANNEL A1, INVERSE ADDRESS - SELECTION BIT 9.
SCA1HOPCIN	SELF CHECK, CHANNEL A1, INVERSE SIMULATED HOP CONSTANT.
SCA1-3A1V-A9V	SELF CHECK, CHANNELS A1 THROUGH A3, ADDRESS REGISTER BITS 1 THROUGH 9, VOTED ON.
SCA1-3 A13V	SELF CHECK, CHANNELS A1 THROUGH A3, ONE OUTPUT FROM THE THIRD DELAY LATCH AT THE END OF THE ACCUMULATOR - INSTRUCTION COUNTER CHANNEL OF THE 31 MICRSECOND DELAY LINE, VOTED ON.
SCA1-3 80N	SELF CHECK, CHANNELS A1 THROUGH A3, INVERSE BUFFER OSCILLATOR
SCA1-3 EAMV	SELF CHECK, CHANNELS A1 THROUGH A3, ERROR IN EVEN MEMORIES LEVEL, VOTED ON.
SCA1-3 EBMV	SELF CHECK, CHANNELS A1 THROUGH A3, LATCH INDICATING ERRORS IN ODD MEMORY, VOTED ON.
SCA1-3 G5VN	SELF CHECK, CHANNELS A1 THROUGH A3, INVERSE BIT GATE GENERATOR LATCH 5, VOTER OUTPUT

SYMBOL	DEFINITION
SCA1-3 HOPC1	SELF CHECK, CHANNELS A1 THROUGH A3, ONE OUTPUT OF LATCH WHICH GENERATES THE HOP CONSTANT FOR STORAGE DURING AN INTERRUPT OPERATION.
SCA1-3 MD7	SELF CHECK, MODULES A1 THROUGH A3, ONE OUTPUT OF LATCH IN MULTIPLICAND DIVISOR REGISTER.
SCA1-3 MD7V	SELF CHECK, CHANNELS A1 THROUGH A3, MULTIPLICAND - DIVISOR REGISTER LATCH, VOTED ON.
SCA1-3 MR1V	SELF CHECK, MODULES A1 THROUGH A3, ONE SIDE OF THE LATCH IN THE MULTIPLIER - QUOTIENT REGISTER CONDITIONED BY THE OUTPUT OF THE ACCUMULATOR DURING THE INITIATION OF EITHER MULTIPLY OPERATION AND BY THE QUOTIENT BITS DURING DIVIDE, VOTED ON.
SCA1-3 OPIV-4V	SELF CHECK, CHANNELS A1 THROUGH A3, ONE OUTPUT OPERATION CODES 1 THROUGH 4, VOTED ON.
SCA1-3 PBVN	SELF CHECK, CHANNELS A1 THROUGH A3, INVERSE PHASE B, VOTER OUTPUT.
SCA1-3 PIOV	SELF CHECK, CHANNELS A1 THROUGH A3, DECODED PROCESS INPUT - OUTPUT OPERATION, VOTER OUTPUT.
SCA1-3 TLCV	SELF CHECK, CHANNELS A1 THROUGH A3, LATCH INDICATING TWO SIMULTANEOUS MEMORY ERRORS (AN ABORT CONDITION), VOTED ON.
SCA1-3 TRSV	SELF CHECK, CHANNELS A1 THROUGH A3, TRANSFER REGISTER SERIAL LATCH, VOTED ON.
SCA1-3 WDA	SELF CHECK, CHANNELS A1 THROUGH A3, W CLOCK PULSE DRIVER TO DATA ADAPTER.
SCA1-3 XDA	SELF CHECK, CHANNELS A1 THROUGH A3, X CLOCK PULSE DRIVER TO DATA ADAPTER.
SCA1-3 YDA	SELF CHECK, CHANNELS A1 THROUGH A3, Y CLOCK PULSE DRIVER TO DATA ADAPTER.

SYMBOL	DEFINITION
SCA1-3 ZDA	SELF CHECK, CHANNELS A1 THROUGH A3, Z CLOCK PULSE DRIVER TO DATA ADAPTER.
SCA1MRIN	SELF CHECK, CHANNEL A1, INVERSE OUTPUT OF LATCH IN THE MULTIPLIER, QUOTIENT, PRODUCT - QUOTIENT REGISTER CONDITIONED BY OUTPUT OF ACCUMULATOR DURING INITIATION OF EITHER MULTIPLY OPERATION AND BY THE QUOTIENT BITS DURING DIVIDE.
SCA1OP1N	SELF CHECK, CHANNEL A1, INVERSE OPERATION CODE BIT 1.
SCA1OP2N	SELF CHECK, CHANNEL A1, INVERSE OPERATION CODE BIT 2.
SCA1OP3N	SELF CHECK, CHANNEL A1, INVERSE OPERATION CODE BIT 3.
SCA1OP4N	SELF CHECK, CHANNEL A1, INVERSE OPERATION CODE BIT 4.
SCA1PION	SELF CHECK, CHANNEL A1, INVERSE PROCESS INPUT - OUTPUT LEVEL
SCA1 NOT	SELF CHECK, INVERSE SIMULATED ADDRESS SELECTION BIT 1.
SCA2A1N	SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT 1.
SCA2A2N	SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT 2.
SCA2A3N	SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT 3.
SCA2A4N	SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT 4.
SCA2A5N	SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT 5.
SCA2A6N	SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT 6.
SCA2A7N	SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT 7.
SCA2A8N	SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT 8.
SCA2A9N	SELF CHECK, CHANNEL A2, INVERSE ADDRESS SELECTION BIT 9.

SYMBOL	DEFINITION
SCA2HOPC1N	SELF CHECK, CHANNEL A2, INVERSE SIMULATED HOP CONSTANT.
SCA2MR1N	SELF CHECK, CHANNEL A2, INVERSE OUTPUT OF LATCH IN THE MULTIPLIER, QUOTIENT, PRODUCT - QUOTIENT REGISTER CONDITIONED BY OUTPUT OF ACCUMULATOR DURING INITIATION OF EITHER MULTIPLY OPERATION AND BY THE QUOTIENT BITS DURING DIVIDE.
SCA2OP1N	SELF CHECK, CHANNEL A2, INVERSE OPERATION CODE BIT 1
SCA2OP2N	SELF CHECK, CHANNEL A2, INVERSE OPERATION CODE BIT 2
SCA2OP3N	SELF CHECK, CHANNEL A2, INVERSE OPERATION CODE BIT 3
SCA2OP4N	SELF CHECK, CHANNEL A2, INVERSE OPERATION CODE BIT 4
SCA2P10N	SELF CHECK, CHANNEL A2, INVERSE PROCESS INPUT - OUTPUT LEVEL
SCA2 NOT	SELF CHECK, INVERSE SIMULATED ADDRESS SELECTION BIT 2.
SCA3A1N	SELF CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT 1.
SCA3A2N	SELF CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT 2.
SCA3A3N	SELF CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT 3.
SCA3A4N	SELF CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT 4.
SCA3A5N	SELF CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT 5.
SCA3A6N	SELF CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT 6.
SCA3A7N	SELF CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT 7.
SCA3A8N	SELF CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT 8.
SCA3A9N	SELF CHECK, CHANNEL A3, INVERSE ADDRESS SELECTION BIT 9.

SYMBOL	DEFINITION
SCA3HOPC1N	SELF CHECK, CHANNEL A3, INVERSE SIMULATED HOP CONSTANT.
SCA3MRIN	SELF CHECK, CHANNEL A3, INVERSE OUTPUT OF LATCH IN THE MULTIPLIER, QUOTIENT, PRODUCT - QUOTIENT REGISTER CONDITIONED BY OUTPUT OF ACCUMULATOR DURING INITIATION OF EITHER MULTIPLY OPERATION AND BY THE QUOTIENT BITS DURING DIVIDE.
SCA30P1N	SELF CHECK, CHANNEL A3, INVERSE OPERATION CODE BIT 1.
SCA30P2N	SELF CHECK, CHANNEL A3, INVERSE OPERATION CODE BIT 2.
SCA30P3N	SELF CHECK, CHANNEL A3, INVERSE OPERATION CODE BIT 3.
SCA30P4N	SELF CHECK, CHANNEL A3, INVERSE OPERATION CODE BIT 4.
SCA3PION	SELF CHECK, CHANNEL A3, INVERSE PROCESS INPUT - OUTPUT LEVEL
SCA3 NOT	SELF CHECK, INVERSE SIMULATED ADDRESS SELECTION BIT 3.
SCA4 NOT	SELF CHECK, INVERSE SIMULATED ADDRESS SELECTION BIT 4.
SCA5 NOT	SELF CHECK, INVERSE SIMULATED ADDRESS SELECTION BIT 5.
SCA6 NOT	SELF CHECK, INVERSE SIMULATED ADDRESS SELECTION BIT 6.
SCA7 NOT	SELF CHECK, INVERSE SIMULATED ADDRESS SELECTION BIT 7.
SCA8 NOT	SELF CHECK, INVERSE SIMULATED ADDRESS SELECTION BIT 8.
SCA9 NOT	SELF CHECK, INVERSE SIMULATED ADDRESS SELECTION BIT 9.
SCA13 NOT	INVERSE SELF CHECK LEVEL OF 3RD DELAY LATCH AT THE END OF THE ACCUMULATOR - INSTRUCTION CHANNEL OF THE 31 MICROSECOND DELAY LINE.
SCBG11	SELF CHECK, BIT GATE 11.
SCBG12	SELF CHECK, BIT GATE 12.



SYMBOL	DEFINITION
SCBG13	SELF CHECK, BIT GATE 13.
SCBG14 NOT	INVERSE SELF CHECK, BIT GATE 14.
SCBG3	SELF CHECK, BIT GATE 3.
SCBG4	SELF CHECK, BIT GATE 4.
SCBG6 NOT	INVERSE SELF CHECK, BIT GATE 6.
SCBG7	SELF CHECK, BIT GATE 7.
SCBRA14P	SELF CHECK, BUFFER REGISTER A, BIT 14 (PARITY). SPECIAL MEMO RY PARITY BIT FOR TEST EQUIPMENT.
SCBRB14P	SELF CHECK, BUFFER REGISTER B, BIT 14 (PARITY). SPECIAL MEMO RY PARITY BIT FOR TEST EQUIPMENT.
SCCYC2 AND 3	SELF CHECK CYCLE 2 AND 3.
SCEP10N	SELF CHECK, INVERSE ERROR PULSE 10
SCEP11N	SELF CHECK, INVERSE ERROR PULSE 11
SCEP12N	SELF CHECK, INVERSE ERROR PULSE 12
SCEP13N	SELF CHECK, INVERSE ERROR PULSE 13
SCEP15	SELF CHECK, ERROR PULSE 15.
SCEP1N	SELF CHECK, INVERSE ERROR PULSE 1
SCEP2-13	SELF CHECK, ERROR PULSES 2 THROUGH 13.
SCEP2N	SELF CHECK, INVERSE ERROR PULSE 2
SCEP3N	SELF CHECK, INVERSE ERROR PULSE 3

SYMBOL	DEFINITION
SCEP4N	SELF CHECK, INVERSE ERROR PULSE 4
SCEP5N	SELF CHECK, INVERSE ERROR PULSE 5
SCEP6N	SELF CHECK, INVERSE ERROR PULSE 6
SCEP7N	SELF CHECK, INVERSE ERROR PULSE 7
SCEP8N	SELF CHECK, INVERSE ERROR PULSE 8
SCEP9N	SELF CHECK, INVERSE ERROR PULSE 9
SCETRS NOT	INVERSE SERIAL COMPARE ERROR TRANSFER REGISTER SERIAL.
SCG1 NOT	SELF CHECK, INVERSE SIMULATED BIT GATE GENERATOR LATCH 1.
SCG1	SELF CHECK, SIMULATED BIT GATE GENERATOR LATCH 1.
SCG2 NOT	SELF CHECK, INVERSE SIMULATED BIT GATE GENERATOR LATCH 2.
SCG3	SELF CHECK, SIMULATED BIT GATE GENERATOR LATCH 3.
SCG4 NOT	SELF CHECK, INVERSE SIMULATED BIT GATE GENERATOR LATCH 4.
SCG4	SELF CHECK, SIMULATED BIT GATE GENERATOR LATCH 4.
SCG5 NOT	SELF CHECK, INVERSE SIMULATED BIT GATE GENERATOR LATCH 5.
SCG5	SELF CHECK, SIMULATED BIT GATE GENERATOR LATCH 5.
SCG6 NOT	SELF CHECK, INVERSE SIMULATED BIT GATE GENERATOR LATCH 6.
SCG6	SELF CHECK, SIMULATED BIT GATE GENERATOR LATCH 6.
SCG7 NOT	SELF CHECK, INVERSE SIMULATED BIT GATE GENERATOR LATCH 7.
SCG7	SELF CHECK, SIMULATED BIT GATE GENERATOR LATCH 7.
SCIA	SELF CHECK, INSTRUCTION ADDRESS CONTROL.

SYMBOL	DEFINITION
SCIEC	SELF CHECK, INVERT ERROR CONTROL.
SC-61	ONE OUTPUT OF LATCH SET BY SC6 AND RESET BY SC14.
SCMCL	SELF CHECK, MEMORY CLOCK LATE.
SCMCN	SELF CHECK, MEMORY CLOCK NORMAL.
SCOA	SELF CHECK, OPERAND ADDRESS CONTROL.
SCOP1 NOT	SELF CHECK, SIMULATED INVERSE OPERATION CODE BIT 1.
SCOP2 NOT	SELF CHECK, SIMULATED INVERSE OPERATION CODE BIT 2.
SCOP3 NOT	SELF CHECK, SIMULATED INVERSE OPERATION CODE BIT 3.
SCOP4 NOT	SELF CHECK, SIMULATED INVERSE OPERATION CODE BIT 4.
SCOP 2	SELF CHECK, SIMULATED OPERATION CODE BIT 2.
SCOP 4	SELF CHECK, SIMULATED OPERATION CODE BIT 4.
SCOP	SELF CHECK, OPERATION CODE CONTROL.
SCPA	SELF CHECK PHASE A.
SCPB	SELF CHECK PHASE B.
SCPC	SELF CHECK PHASE C.
SC EVEN	SELF CHECK, EVEN, LATCH OUTPUT.
SC ODD	SELF CHECK, ODD, LATCH OUTPUT.
SCTHERM 1	SELF CHECK, SIMULATED THERMISTOR (RESISTOR) CONNECTION POINT (1) TO BRIDGE NETWORK.
SCTHERM 2	SELF CHECK, SIMULATED THERMISTOR (RESISTOR) CONNECTION POINT

SYMBOL	DEFINITION
SC THERM 2 S	(2) TO BRIDGE NETWORK. A LOGIC POINT, WHICH WHEN SWITCH - SHORTED TO SC THERM 2 ALLOWS A RESISTOR TO BE PLACED IN PARALLEL WITH A NORMAL TEMPERATURE RESISTOR THEREBY SIMULATING A HIGH TEMPERATURE CONDITION.
SC THERM 3	SELF CHECK, SIMULATED THERMISTOR (RESISTOR) CONNECTION POINT (3) TO BRIDGE NETWORK.
SC THERM 4	SELF CHECK, SIMULATED THERMISTOR (RESISTOR) CONNECTION POINT (4) TO BRIDGE NETWORK.
SC THERM 4 S	A LOGIC POINT, WHICH WHEN SWITCH - SHORTED TO SC THERM 3 ALLOWS A RESISTOR TO BE PLACED IN PARALLEL WITH A NORMAL TEMPERATURE RESISTOR THEREBY SIMULATING A HIGH TEMPERATURE CONDITION.
SCTO NOT	INVERSE SET COUNTER TO 0 LATCH OUTPUT.
SCTO	SET COUNTER TO 0 LATCH OUTPUT.
SCTRS NOT	INVERSE SHIFT COUNTERS.
SCW NOT	SELF CHECK, INVERSE SIMULATED W CLOCK.
SCW	SELF CHECK, SIMULATED W CLOCK.
SCX NOT	SELF CHECK, INVERSE SIMULATED X CLOCK.
SCY NOT	SELF CHECK, INVERSE SIMULATED Y CLOCK.
SCY	SELF CHECK, SIMULATED Y CLOCK.
SCZ NOT	SELF CHECK, INVERSE SIMULATED Z CLOCK.
SCZ	SELF CHECK, SIMULATED Z CLOCK.
SDT	SELECT DATA

SYMBOL	DEFINITION
SE1 IND	SEQUENCE ERROR 1 INDICATOR.
SE1 NOT	INVERSE SEQUENCE ERROR 1 LEVEL.
SE1	SEQUENCE ERROR 1 LEVEL.
SE2 IND	SEQUENCE ERROR 2 INDICATOR.
SE2 RES INH	SEQUENCE ERROR 2 RESET INHIBIT.
SE2	SEQUENCE ERROR 2 LEVEL.
SECK	SELF CHECK MODE.
SEL=ADR	SELECT ADDRESS.
SEL=CTR	SELECT COUNTER.
SELA1	SELECT CHANNEL A1.
SELA2	SELECT CHANNEL A2.
SELA3	SELECT CHANNEL A3.
SELA13 DATA	SELECT A13 DATA.
SELA13	SELECT 3RD DELAY LATCH AT THE END OF THE ACCUMULATOR INSTRUCTION CHANNEL OF THE 31 MICROSECOND DELAY LINE.
SELMOPCI	SELECT LATCH WHICH GENERATES THE HOP CONSTANT FOR STORAGE DURING AN INTERRUPT OPERATION.
SELM07	SELECT MULTIPLICAND - DIVISOR REGISTER LATCH 7.
SELMR1	SELECT, LATCH IN MULTIPLIER, QUOTIENT, PRODUCT - QUOTIENT REGISTER CONDITIONED BY THE OUTPUT OF THE ACCUMULATOR DURING THE INITIATION OF EITHER MULTIPLY OPERATION AND BY THE QUOTIENT BITS DURING DIVIDE.

SYMBOL	DEFINITION
SELPH	SELECT PHASE.
SELPRO	SELECT THE OLD PARTIAL PRODUCT DURING EITHER MULTIPLY OPERAT ION OR FOUR TIMES THE OLD REMAINDER DURING DIVIDE.
SELCPH	SELECT CLOCK PULSE W.
SELCPX	SELECT CLOCK PULSE X.
SELCPY	SELECT CLOCK PULSE Y.
SELCPZ	SELECT CLOCK PULSE Z.
SELCTR IND	SELECT WORD COUNTER, INDICATOR DRIVER OUTPUT.
SELCTR	SELECT WORD COUNTER.
SELSP	SELECT SPARE PROBE.
SELTRS NOT	INVERSE, SELECT TRANSFER REGISTER SERIAL
SELTRS	SELECT, TRANSFER REGISTER SERIAL.
SEPIAD	SET PIO ADDRESS REGISTER LEVEL.
SEQ BIT	SEQUENCE BIT (CHARACTER 9, CHANNEL 7 BIT).
SER PB IND1	SERIAL PARITY BIT, INDICATOR DRIVER 1 OUTPUT.
SER PB IND2	SERIAL PARITY BIT INDICATOR DRIVER 2 OUTPUT.
SER PB NOT	INVERSE SERIAL PARITY BIT.
SER PB	SERIAL PARITY BIT
SETIADR	SET INSTRUCTION ADDRESS DISPLAY REGISTER.
SETINSOR	SET INSTRUCTION DISPLAY REGISTER.

SYMBOL	DEFINITION
SET SSMBRA	SET SECTOR, SYLLABLE, MODULE, BUFFER REGISTER LEVEL FROM DRIVE SOURCE A.
SET SSMBRB	SET SECTOR, SYLLABLE, MODULE, BUFFER REGISTER LEVEL FROM DRIVE SOURCE B.
SET SSMDRA	SET SECTOR SYLLABLE MODULE DISPLAY REGISTER LEVEL FROM DRIVE SOURCE A.
SF STOP	DOT OR ED WITH STOP NOT
SGCEL	SATURN GUIDANCE COMPUTER ERROR LAMP DRIVER INPUT.
SGCE INDI AND 2	SATURN GUIDANCE COMPUTER ERROR, INDICATOR DRIVER 1 AND 2 OUTPUTS.
SGCE NOT	INVERSE SATURN GUIDANCE COMPUTER ERROR.
SIGNAL GRD	SIGNAL GROUND.
SKIP FIRST NOT	INVERSE SKIP FIRST LEVEL.
SKIP FIRST	ONE OUTPUT OF SKIP FIRST SEQUENCE BIT LATCH.
SLE (SET LE)	SET LATCH E - ONE OUTPUT OF LATCH WHICH SETS NINE POSITION COUNTER TO POSITION ONE (E) WHEN TAPE READER IS NOT RUNNING AND IN FORWARD MODE.
SLL NOT (SET LL NOT)	INVERT SET LATCH L LEVEL.
SLL (SET LL)	SET LATCH L - ONE OUTPUT OF LATCH WHICH SETS NINE POSITION COUNTER TO POSITION EIGHT (L) WHEN TAPE READER IS NOT RUNNING AND IN REVERSE MODE.
SLTE	SET LATCH EVEN.
SLTO	SET LATCH ODD.

SYMBOL	DEFINITION
SMCL	SHIELD, MEMORY CLOCK LATE.
SMCN	SHIELD, MEMORY CLOCK NORMAL
SM 1A	SHIFT MEMORY REGISTER PULSE A FROM DRIVE SOURCE 1.
SM 1B	SHIFT MEMORY REGISTER PULSE B FROM DRIVE SOURCE 1.
SM 1C	SHIFT MEMORY REGISTER PULSE C FROM DRIVE SOURCE 1.
SM 1D	SHIFT MEMORY REGISTER PULSE D FROM DRIVE SOURCE 1.
SM 2A	SHIFT MEMORY REGISTER PULSE A FROM DRIVE SOURCE 2.
SM 2B	SHIFT MEMORY REGISTER PULSE B FROM DRIVE SOURCE 2.
SM 2C	SHIFT MEMORY REGISTER PULSE C FROM DRIVE SOURCE 2.
SM 2D	SHIFT MEMORY REGISTER PULSE D FROM DRIVE SOURCE 2.
SP1	ACME SPARE PROBE 1
SP2	SPARE PROBE 2.
SPBG	SPARE PROBE, 1 BIT GATE.
SPB	SERIALIZER PARITY BIT.
SPDM2 NOT	INVERSE SPARE PROBE DELAY MINUS 2 BIT TIMES, LATCH OUTPUT.
SPDM2	SPARE PROBE DELAY MINUS 2 BIT TIMES, LATCH OUTPUT.
SPD	SPARE PROBE DELAYED.
SPE IND	SERIAL PARITY ERROR, INDICATOR DRIVER OUTPUT.
SPE NOT	INVERSE SET PARITY ERROR LATCH.
SPE	SET PARITY ERROR LATCH.



SYMBOL	DEFINITION
SPOFF	SPARE PROBE, TURN OFF DISPLAY SHIFT REGISTER
SPON	SPARE PROBE, TURN ON DISPLAY SHIFT REGISTER
SRPT NOT	SET REPEAT.
SSMBRD-S NOT	INVERSE SECTOR, SYLLABLE, MODULE, BUFFER REGISTER DUPLEX - SIMPLEX LATCH OUTPUT.
SSMBRD-S	SECTOR, SYLLABLE, MODULE, BUFFER REGISTER DUPLEX - SIMPLEX LATCH OUTPUT.
SSMBRDS1-4	SECTOR, SYLLABLE, MODULE, BUFFER REGISTER DATA SECTOR 1 THROUGH 4 LATCH OUTPUTS.
SSMBRDS1 NOT -4 NOT	INVERSE SECTOR, SYLLABLE, MODULE, BUFFER REGISTER DATA SECTOR 1 THROUGH 4 LATCH OUTPUTS.
SSMBRISI-4	SECTOR SYLLABLE MODULE BUFFER REGISTER INSTRUCTION SECTOR 1 THROUGH 4 LATCH OUTPUTS.
SSMBRISI NOT -4 NOT	INVERSE SECTOR, SYLLABLE, MODULE BUFFER REGISTER INSTRUCTION SECTOR 1 THROUGH 4 LATCH OUTPUTS.
SSMBRMM1-3	SECTOR, SYLLABLE, MODULE, BUFFER REGISTER MEMORY MODULE 1 THROUGH 3 LATCH OUTPUTS.
SSMBRMM1 NOT -3 NOT	INVERSE SECTOR, SYLLABLE, MODULE BUFFER REGISTER MEMORY MODULE 1 THROUGH 3 LATCH OUTPUTS.
SSMBRSYLC1 NOT	INVERSE SECTOR, SYLLABLE, MODULE, BUFFER REGISTER SYLLABLE C1 LATCH OUTPUT.
SSMBRSYLC1	SECTOR, SYLLABLE, MODULE, BUFFER REGISTER SYLLABLE C1 LATCH OUTPUT.
SSMDRD-S NOT	INVERSE - SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER DUPLEX - SIMPLEX LATCH OUTPUT.

SYMBOL	DEFINITION
SSMDRD-S	SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER DUPLEX - SIMPLEX LATCH OUTPUT.
SSMDRDSI-4	SECTOR, SYLLABLE MODULE, DISPLAY REGISTER DATA SECTOR 1 THROUGH 4 LATCH OUTPUTS.
SSMDRDSI NOT -4 NOT	INVERSE SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER DATA SECTOR 1 THROUGH 4 LATCH OUTPUTS.
SSMDRISI-4	SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER INSTRUCTION SECTOR 1 THROUGH 4 LATCH OUTPUTS.
SSMDRISI NOT -4 NOT	INVERSE SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER INSTRUCTION SECTOR 1 THROUGH 4 LATCH OUTPUTS.
SSMDRMMI-3	SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER MEMORY MODULE 1 THROUGH 3 LATCH OUTPUTS.
SSMDRMMI NOT -3 NOT	INVERSE SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER MEMORY MODULE 1 THROUGH 3 LATCH OUTPUTS.
SSMDRSYLCI NOT	INVERSE SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER SYLLABLE C1 LATCH OUTPUT.
SSMDRSYLCI	SECTOR, SYLLABLE, MODULE, DISPLAY REGISTER SYLLABLE C1 LATCH OUTPUT.
SSMDSI IND -4 IND	SECTOR, SYLLABLE, MODULE, DATA SECTOR 1 THROUGH 4 INDICATOR DRIVER OUTPUTS.
SSMDX IND	SECTOR, SYLLABLE, MODULE, DUPLEX INDICATOR DRIVER OUTPUT.
SSMISI IND -4 IND	SECTOR, SYLLABLE, MODULE, INSTRUCTION SECTOR 1 THROUGH 4 INDICATOR DRIVER OUTPUTS.
SSMMM1 IND -3 IND	SECTOR, SYLLABLE, MODULE, MEMORY MODULE 1 THROUGH 3, INDICATOR DRIVER OUTPUTS.

SYMBOL	DEFINITION
SSMSCW	SECTOR, SYLLABLE, MODULE, SHIFT CLOCK W CONTROL PULSE.
SSMSCX	SECTOR, SYLLABLE, MODULE, SHIFT CLOCK X CONTROL PULSE.
SSMSCYA	SECTOR, SYLLABLE, MODULE, SHIFT CLOCK Y CONTROL PULSE FROM DRIVE SOURCE A.
SSMSCY	SECTOR, SYLLABLE, MODULE, SHIFT CLOCK Y CONTROL PULSE.
SSMSCZ	SECTOR, SYLLABLE, MODULE, SHIFT CLOCK Z CONTROL PULSE.
SSMSO NOT	INVERSE SECTOR SYLLABLE MODULE SERIAL OUT.
SSMSO	SECTOR, SYLLABLE, MODULE, SERIAL OUT.
SSMSRD-S	SECTOR, SYLLABLE, MODULE, SHIFT REGISTER DUPLEX - SIMPLEX LATCH OUTPUT.
SSMSRDS1-SSMSRDS4	SECTOR, SYLLABLE, MODULE, SHIFT REGISTER DATA SECTOR 1 THROUGH 4 LATCH OUTPUTS.
SSMSRIS1-4	SECTOR, SYLLABLE, MODULE, SHIFT REGISTER INSTRUCTION SECTOR 1 THROUGH 4 LATCH OUTPUTS.
SSMSRIS2 NOT	INVERSE SECTOR, SYLLABLE, MODULE, SHIFT REGISTER INSTRUCTION SECTOR 2 LATCH OUTPUT.
SSMSRMM1	SECTOR, SYLLABLE, MODULE, SHIFT REGISTER MEMORY MODULE 1 LATCH OUTPUT.
SSMSRMM2 NOT	INVERSE SECTOR, SYLLABLE, MODULE, SHIFT REGISTER MEMORY MODULE 2 LATCH OUTPUT.
SSMSRMM2	SECTOR, SYLLABLE MODULE, SHIFT REGISTER MEMORY MODULE 2 LATCH OUTPUT.
SSMSRMM3	SECTOR, SYLLABLE, MODULE, SHIFT REGISTER MEMORY MODULE 3 LATCH OUTPUT.

SYMBOL	DEFINITION
SSMSR DATA NOT	INVERSE SECTOR, SYLLABLE, MODULE SHIFT REGISTER DATA LATCH 0 OUTPUT.
SSMSR DATA	SECTOR, SYLLABLE, MODULE, SHIFT REGISTER DATA LATCH OUTPUT.
SSMSRSYLC1	SECTOR, SYLLABLE, MODULE, SHIFT REGISTER SYLLABLE C1 LATCH 0 OUTPUT.
SSMSX IND	SECTOR, SYLLABLE, MODULE, SIMPLEX INDICATOR DRIVER OUTPUT.
SSMSYLO IND	SECTOR, SYLLABLE, MODULE, SYLLABLE 0 INDICATOR DRIVER OUTPUT
SSMSYLI IND	SECTOR, SYLLABLE, MODULE, SYLLABLE 1 INDICATOR DRIVER OUTPUT
SSOT NOT	INVERSE, CONTROL SYLLABLE ON TRANSFER.
SSR IND	SINGLE STEP READER, INDICATOR DRIVER OUTPUT.
START IND 1 AND 2	START, INDICATOR DRIVER 1 AND 2 OUTPUTS.
START SS NOT	INVERSE START SINGLE SHOT LEVEL.
START SS	START SINGLE SHORT
STOP IND 1 AND 2	STOP, INDICATOR DRIVER 1 AND 2 OUTPUTS.
STOP NOT	INVERSE STOP LEVEL.
STOP	ONE OUTPUT OF STOP LATCH, TAPE MOVEMENT CONTROL LEVEL.
STROP3	SET TAPE READER OPERATION BIT 3.
ST CYC1	START CYCLE 1.
ST CYC	START CYCLE.
SW=SSR	SWITCH, SINGLE STEP READER.

SYMBOL	DEFINITION
SW=TR=RESR	SWITCH, TAPE READER RESET REGISTER.
SWA1	SWITCH FOR MANUAL SELECTION OF MEMORY ADDRESS BIT 1.
SWA2	SWITCH FOR MANUAL SELECTION OF MEMORY ADDRESS BIT 2.
SWA3	SWITCH FOR MANUAL SELECTION OF MEMORY ADDRESS BIT 3.
SWA4	SWITCH FOR MANUAL SELECTION OF MEMORY ADDRESS BIT 4.
SWA5	SWITCH FOR MANUAL SELECTION OF MEMORY ADDRESS BIT 5.
SWA6	SWITCH FOR MANUAL SELECTION OF MEMORY ADDRESS BIT 6.
SWA7	SWITCH FOR MANUAL SELECTION OF MEMORY ADDRESS BIT 7.
SWA8	SWITCH FOR MANUAL SELECTION OF MEMORY ADDRESS BIT 8.
SWANS NOT	SWITCH, INVERSE ANSWER.
SWIA NOT	SWITCH, INVERSE INSTRUCTION ADDRESS.
SWIA	SWITCH, INSTRUCTION ADDRESS.
SWIS1	SWITCH FOR MANUAL SELECTION OF MEMORY INSTRUCTION SECTOR, BIT 1.
SWIS2	SWITCH FOR MANUAL SELECTION OF MEMORY INSTRUCTION SECTOR, BIT 2.
SWIS3	SWITCH FOR MANUAL SELECTION OF MEMORY INSTRUCTION SECTOR, BIT 3.
SWIS4	SWITCH FOR MANUAL SELECTION OF MEMORY INSTRUCTION SECTOR, BIT 4.
SWM1	SWITCH FOR MANUAL SELECTION OF MEMORY MODULE BIT 1.

SYMBOL	DEFINITION
SWMM2	SWITCH FOR MANUAL SELECTION OF MEMORY MODULE BIT 2.
SWMM3	SWITCH FOR MANUAL SELECTION OF MEMORY MODULE BIT 3.
SWOP1	SWITCH FOR MANUAL INSERTION OF OPERATION CODE BIT 1.
SWOP2	SWITCH FOR MANUAL INSERTION OF OPERATION CODE BIT 2.
SWOP3	SWITCH FOR MANUAL INSERTION OF OPERATION CODE BIT 3.
SWOP 4	SWITCH FOR MANUAL INSERTION OF OPERATION CODE BIT 4.
SWPPQ1 NOT THROUGH SWPPQ12 NOT	SWITCHES, INVERSE PARTIAL PRODUCT - QUOTIENT 1 THROUGH 12.
SW A180E0 NOT	SWITCH, CHANNEL A1, INVERSE BUFFER OSCILLATOR ERROR, FAIL TO 0.
SW A180E1 NOT	SWITCH, CHANNEL A1, INVERSE BUFFER OSCILLATOR ERROR, FAIL TO 1.
SW A1W0 NOT	SWITCH, CHANNEL A1, INVERSE CLOCK W, FAIL TO 0.
SW A1W1 NOT	SWITCH, CHANNEL A1, INVERSE CLOCK W, FAIL TO 1
SW A1X0 NOT	SWITCH, CHANNEL A1, INVERSE CLOCK X, FAIL TO 0.
SW A1X1 NOT	SWITCH, CHANNEL A1, INVERSE CLOCK X, FAIL TO 1.
SW A1Y0 NOT	SWITCH, CHANNEL A1, INVERSE CLOCK Y, FAIL TO 0.
SW A1Y1 NOT	SWITCH, CHANNEL A1 INVERSE CLOCK Y, FAIL TO 1.
SW A1Z0 NOT	SWITCH, INVERSE CHANNEL A1, CLOCK Z, FAIL TO 0.
SW A1Z1 NOT	SWITCH, CHANNEL A1, INVERSE CLOCK Z, FAIL TO 1.
SW A2B0E0 NOT	SWITCH, CHANNEL A2, INVERSE BUFFER OSCILLATOR ERROR, FAIL TO 0.

SYMBOL	DEFINITION
SW A2B0E1 NOT	SWITCH, CHANNEL A2, INVERSE BUFFER OSCILLATOR ERROR, FAIL TO 1.
SW A2W0 NOT	SWITCH, CHANNEL A2, INVERSE CLOCK W, FAIL TO 0.
SW A2W1 NOT	SWITCH, CHANNEL A2, INVERSE CLOCK W, FAIL TO 1.
SW A2X0 NOT	SWITCH, CHANNEL INVERSE A2, CLOCK X, FAIL TO 0.
SW A2X1 NOT	SWITCH, CHANNEL A2, INVERSE CLOCK X, FAIL TO 1.
SW A2Y0 NOT	SWITCH, CHANNEL INVERSE A2, CLOCK Y, FAIL TO 0.
SW A2Y1 NOT	SWITCH, CHANNEL A2, INVERSE CLOCK Y, FAIL TO 1.
SW A2Z0 NOT	SWITCH, CHANNEL A2, INVERSE CLOCK Z, FAIL TO 0.
SW A2Z1 NOT	SWITCH, CHANNEL A2, INVERSE CLOCK Z, FAIL TO 1.
SW A3B0E0 NOT	SWITCH, CHANNEL A3, INVERSE BUFFER OSCILLATOR ERROR, FAIL TO 0.
SW A3B0E1 NOT	SWITCH, CHANNEL A3, INVERSE BUFFER OSCILLATOR ERROR, FAIL TO 1.
SW A3W0 NOT	SWITCH, CHANNEL A3, INVERSE CLOCK W, FAIL TO 0.
SW A3W1 NOT	SWITCH, CHANNEL A3, INVERSE CLOCK W, FAIL TO 1.
SW A3X0 NOT	SWITCH, CHANNEL A3, INVERSE CLOCK X, FAIL TO 0.
SW A3X1 NOT	SWITCH, CHANNEL A3, INVERSE CLOCK X, FAIL TO 1.
SW A3Y0 NOT	SWITCH, CHANNEL A3, INVERSE CLOCK Y, FAIL TO 0.
SW A3Y1 NOT	SWITCH, CHANNEL A3, INVERSE CLOCK Y, FAIL TO 1.
SW A3Z0 NOT	SWITCH, CHANNEL A3, INVERSE CLOCK Z, FAIL TO 0.

SYMBOL	DEFINITION
SW A3Z1 NOT	SWITCH, CHANNEL A3, INVERSE CLOCK Z, FAIL TO 1.
SW ADV NOT	SWITCH, INVERSE ADVANCE TAPE.
SW ADV	SWITCH, ADVANCE TAPE.
SW AI3 DATA NOT	SWITCH, INVERSE AI3 DATA.
SW AI3 NOT	SWITCH, INVERSE AI3.
SW API01 NOT THROUGH 25 NOT	SWITCH, ACCUMULATOR REGISTER, PROCESS INPUT/OUTPUT BIT 1 THROUGH BIT 25 SELECTOR
SW API0 RES NOT	SWITCH, INVERSE ACCUMULATOR REGISTER PROCESS INPUT/OUTPUT REGISTER.
SW API0SIGN NOT	SWITCH, ACCUMULATOR REGISTER, PROCESS INPUT/OUTPUT SIGN BIT SELECTOR.
SW AUTO	SWITCH, AUTOMATIC MODE.
SW B10	SWITCH FOR MANUAL INSERTION OF BIT 10, DATA BIT.
SW B11	SWITCH FOR MANUAL INSERTION OF BIT 11, DATA BIT.
SW B12	SWITCH FOR MANUAL INSERTION OF BIT 12, DATA BIT.
SW B13	SWITCH FOR MANUAL INSERTION OF BIT 13, DATA BIT.
SW B14	SWITCH FOR MANUAL INSERTION OF BIT 14, DATA BIT.
SW B15	SWITCH FOR MANUAL INSERTION OF BIT 15, DATA BIT.
SW B16	SWITCH FOR MANUAL INSERTION OF BIT 16, DATA BIT.
SW B17	SWITCH FOR MANUAL INSERTION OF BIT 17, DATA BIT.
SW B18	SWITCH FOR MANUAL INSERTION OF BIT 18, DATA BIT.



SYMBOL	DEFINITION
SW B19	SWITCH FOR MANUAL INSERTION OF BIT 19, DATA BIT.
SW B1	SWITCH FOR MANUAL INSERTION OF BIT 1, DATA BIT.
SW B20	SWITCH FOR MANUAL INSERTION OF BIT 20, DATA BIT.
SW B21	SWITCH FOR MANUAL INSERTION OF BIT 21, DATA BIT.
SW B22	SWITCH FOR MANUAL INSERTION OF BIT 22, DATA BIT.
SW B23	SWITCH FOR MANUAL INSERTION OF BIT 23, DATA BIT.
SW B24	SWITCH FOR MANUAL INSERTION OF BIT 24, DATA BIT.
SW B25	SWITCH FOR MANUAL INSERTION OF BIT 25, DATA BIT.
SW B2	SWITCH FOR MANUAL INSERTION OF BIT 2, DATA BIT.
SW B3	SWITCH FOR MANUAL INSERTION OF BIT 3, DATA BIT.
SW B4	SWITCH FOR MANUAL INSERTION OF BIT 4, DATA BIT.
SW B5	SWITCH FOR MANUAL INSERTION OF BIT 5, DATA BIT.
SW B6	SWITCH FOR MANUAL INSERTION OF BIT 6, DATA BIT.
SW B7	SWITCH FOR MANUAL INSERTION OF BIT 7, DATA BIT.
SW B8	SWITCH FOR MANUAL INSERTION OF BIT 8, DATA BIT.
SW B9	SWITCH FOR MANUAL INSERTION OF BIT 9, DATA BIT.
SW BG14P NOT	SWITCH, INVERSE BIT GATE 14.
SW BGI THROUGH 14	SWITCH, BIT GATES 1 THROUGH 14.
SW BGIT13P NOT	SWITCH, INVERSE BIT GATE 1 TO 13.
SW CDRES NOT	SWITCH INVERSE COMPUTER DISPLAY RESET.

SYMBOL	DEFINITION
SW CD RES	SWITCH, COMPUTER DISPLAY RESET.
SW CH1 MOD 1 NOT	SWITCH, CHANNEL 1 MODULE 1 SELECTION.
SW CH1 MOD 2 NOT	SWITCH, CHANNEL 1 MODULE 2 SELECTION.
SW CH1 MOD 3 NOT	SWITCH, CHANNEL 1 MODULE 3 SELECTION.
SW CH1 MOD 4 NOT	SWITCH, CHANNEL 1 MODULE 4 SELECTION.
SW CH1 MOD 5 NOT	SWITCH, CHANNEL 1 MODULE 5 SELECTION.
SW CH1 MOD 6 NOT	SWITCH, CHANNEL 1 MODULE 6 SELECTION.
SW CH1 MOD 7 NOT	SWITCH, CHANNEL 1 MODULE 7 SELECTION.
SW CH1 NOT	SWITCH, CHANNEL 1 SELECTION.
SW CH2 MOD1 NOT	SWITCH, CHANNEL 2 MODULE 1 SELECTION.
SW CH2 MOD2 NOT	SWITCH, CHANNEL 2 MODULE 2 SELECTION.
SW CH2 MOD3 NOT	SWITCH, CHANNEL 2 MODULE 3 SELECTION.
SW CH2 MOD4 NOT	SWITCH, CHANNEL 2 MODULE 4 SELECTION.
SW CH2 MOD5 NOT	SWITCH, CHANNEL 2 MODULE 5 SELECTION.
SW CH2 MOD6 NOT	SWITCH, CHANNEL 2 MODULE 6 SELECTION.
SW CH2 MOD7 NOT	SWITCH, CHANNEL 2 MODULE 7 SELECTION.
SW CH 2 NOT	SWITCH, CHANNEL 2 SELECTION.
SW CH 3 MOD 1 NOT	SWITCH, CHANNEL 3 MODULE 1 SELECTION.
SW CH 3 MOD 2 NOT	SWITCH, CHANNEL 3 MODULE 2 SELECTION.

SYMBOL	DEFINITION
SW CH 3 MOD 3 NOT	SWITCH, CHANNEL 3 MODULE 3 SELECTION.
SW CH 3 MOD 4 NOT	SWITCH, CHANNEL 3 MODULE 4 SELECTION.
SW CH 3 MOD 5 NOT	SWITCH, CHANNEL 3 MODULE 5 SELECTION.
SW CH 3 MOD 6 NOT	SWITCH, CHANNEL 3 MODULE 6 SELECTION.
SW CH 3 MOD 7 NOT	SWITCH, CHANNEL 3 MODULE 7 SELECTION.
SW CH 3 NOT	SWITCH, CHANNEL 3 SELECTION.
SW CH ALL NOT	SWITCH, INVERSE ALL CHANNEL SELECTION.
SW CH NOT	SWITCH, INVERSE CHANNEL.
SW CH	SWITCH, CHANNEL.
SW CH SEL	SWITCH, CHANNEL SELECTION.
SW CPM NOT	SWITCH, INVERSE CLOCK PULSE W.
SW CPX NOT	SWITCH, INVERSE CLOCK PULSE X.
SW CPY NOT	SWITCH, INVERSE CLOCK PULSE Y.
SW CPZ NOT	SWITCH, INVERSE CLOCK PULSE Z.
SW CST ADV NOT	SWITCH, INVERSE COMPUTER SINGLE - STEP ADVANCE.
SW CST NOT	SWITCH, INVERSE COMPUTER SINGLE - STEP.
SW CST	SWITCH, COMPUTER SINGLE STEP.
SW DD	SWITCH, DATA DISPLAY MODE.
SW DIE MAN	SWITCH, DATA INTERFACE EXERCIZER MANUAL.
SW DIE SGC	SWITCH, DATA INTERFACE EXERCIZER, SATURN GUIDANCE COMPUTER.

SYMBOL	DEFINITION
SW DIR NOT	SWITCH, INVERSE DIRECTION.
SW DIR	SWITCH, DIRECTION (CONTROLS TAPE FORWARD-REVERSE MOTION).
SW DIS RPT NOT	SWITCH, INVERSE DISPLAY REPEAT.
SW DIS RPT	SWITCH, DISPLAY REPEAT.
SW DS1	SWITCH FOR MANUAL SELECTION OF DATA SELECTOR BIT 1.
SW DS2	SWITCH FOR MANUAL SELECTION OF DATA SELECTOR BIT 2.
SW DS3	SWITCH FOR MANUAL SELECTION OF DATA SELECTOR BIT 3.
SW DS4	SWITCH FOR MANUAL SELECTION OF DATA SELECTOR BIT 4.
SW DX	SWITCH FOR MANUAL SELECTION OF DUPLEX MODE.
SW EARLY	SWITCH, MEMORY CLOCK EARLY.
SW ERR TEST	SWITCH, ERROR TEST.
SW E RES	SWITCH, ERROR RESET.
SW FRSS NOT	SWITCH, INVERSE FREE RUN SINGLE SHOT.
SW FRSS	SWITCH, FREE RUN SINGLE SHOT.
SW FRTR	SWITCH, FREE RUN TAPE READER.
SW HLT NOT	SWITCH, INVERSE HALT.
SW HLT RPT NOT	SWITCH, INVERSE HALT REPEAT.
SW HLT RPT	SWITCH, HALT REPEAT.
SW HOPC1 NOT	SWITCH, INVERSE LEVEL WHICH GENERATES HOP CONSTANT FOR STORAGE DURING AN INTERRUPT OPERATION.

DEFINITION

SYMBOL

SW INTER NOT	SWITCH, INVERSE INTERRUPT.
SW INTER	SWITCH, INTERRUPT
SW LAMP TEST 01-A2	GROUND LEVEL FROM LAMP TEST SWITCH (FRAME 01 PANEL A2) WHICH CAUSES LAMP TEST RELAY 01A9K7 TO BE ENERGIZED.
SW LAMP TEST 02-A1	GROUND LEVEL FROM LAMP TEST SWITCH (FRAME 02, PANEL A1) WHICH CAUSES LAMP TEST RELAY 01A9K5 TO BE ENERGIZED.
SW LAMP TEST 02-A2	GROUND LEVEL FROM LAMP TEST SWITCH (FRAME 02, PANEL A2) WHICH CAUSES LAMP TEST RELAY 01A9K6 TO BE ENERGIZED.
SW LATE	SWITCH, MEMORY CLOCK LATE.
SW MAN	SWITCH, MANUAL MODE.
SW MD7 NOT	SWITCH, INVERSE MULTIPLICAND - DIVISOR LATCH 7.
SW MEM SIM NOT	SWITCH, INVERSE MEMORY SIMULATE
SW MEM SIM	SWITCH, MEMORY SIMULATE.
SW ML	SWITCH, MEMORY LOAD.
SW MOD 1 NOT	SWITCH, INVERSE MODULE 1 SELECTION.
SW MOD 1	SWITCH, MODULE 1 SELECTION.
SW MOD 2 NOT	SWITCH, INVERSE MODULE 2 SELECTION.
SW MOD 2	SWITCH, MODULE 2 SELECTION
SW MOD 3 NOT.	SWITCH, INVERSE MODULE 3 SELECTION.
SW MOD 3	SWITCH, MODULE 3 SELECTION.
SW MOD 4 NOT	SWITCH, INVERSE MODULE 4 SELECTION.

SYMBOL	DEFINITION
SW MOD 4	SWITCH, MODULE 4 SELECTION.
SW MOD 5 NOT	SWITCH, INVERSE MODULE 5 SELECTION.
SW MOD 5	SWITCH, MODULE 5 SELECTION.
SW MOD 6 NOT	SWITCH, INVERSE MODULE 6 SELECTION.
SW MOD 6	SWITCH, MODULE 6 SELECTION.
SW MOD 7 NOT	SWITCH, INVERSE MODULE 7 SELECTION.
SW MOD 7	SWITCH, MODULE 7 SELECTION.
SW MOD SEL	SWITCH, MODULE SELECTION
SW MPIO1 NOT THROUGH 25 NOT	SWITCH, INVERSE MEMORY REGISTER PROCESS INPUT/OUTPUT BITS 1 THROUGH 25.
SW MPIO1 THROUGH 25	SWITCH, MEMORY REGISTER PROCESS INPUT/OUTPUT BITS 1 THROUGH 25.
SW MPIO RES NOT	SWITCH, INVERSE MEMORY REGISTER PROCESS INPUT/OUTPUT RESET.
SW MPIO SIGN NOT	SWITCH, INVERSE MEMORY REGISTER PROCESS INPUT/OUTPUT SIGN BIT.
SW MPIO SIGN	SWITCH, MEMORY REGISTER PROCESS INPUT/OUTPUT SIGN BIT.
SW MRI NOT	SWITCH, INVERSE MRI LEVEL.
SW NORMAL	SWITCH, MEMORY CLOCK NORMAL.
SW NO BG	SWITCH, NO BIT GATE.
SW NO CP NOT	SWITCH, INVERSE NO CLOCK PULSE.
SW NO PH	SWITCH, NO PHASE.

SYMBOL	DEFINITION
SW OA1	SWITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 1.
SW OA2	SWITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 2.
SW OA3	SWITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 3.
SW OA4	SWITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 4.
SW OA5	SWITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 5.
SW OA6	SWITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 6.
SW OA7	SWITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 7.
SW OA8	SWITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 8.
SW OA9	SWITCH FOR MANUAL INSERTION OF OPERAND ADDRESS BIT 9.
SW OVERRIDE NOT	SWITCH, INVERSE ERROR OVERRIDE.
SW OVERRIDE	SWITCH, ERROR OVERRIDE.
SW OVRICST NOT	SWITCH, INVERSE OVERRIDE COMPUTER SINGLE - STEP.
SW PAPR NOT	SWITCH, INVERSE PAST - PRESENT.
SW PAPR	SWITCH, PAST - PRESENT.
SW PHA	SWITCH, PHASE A.
SW PHB	SWITCH, PHASE B.
SW PHC	SWITCH, PHASE C.
SW PRO NOT	SWITCH, INVERSE LEVEL DESIGNATING THE OLD PARTIAL PRODUCT DU RING EITHER MULTIPLY OPERATION OR FOUR TIMES THE OLD REMAIND ER DURING DIVIDE.

SYMBOL	DEFINITION
SW RESET 1	SWITCH, RESET 1 - RESETS ALL ERROR DEVICES TO NO ERROR CONDITION BEFORE INFORMATION TRANSFER CAN TAKE PLACE. THE SWITCH IS LOCATED ON PANEL A1.
SW RESET 2	SWITCH, RESET 2 - SAME FUNCTION AS SW RESET 1. THE SWITCH IS IS LOCATED ON PANEL A2.
SW RPT NOT	SWITCH, INVERSE REPEAT.
SW RPT	SWITCH, REPEAT.
SW SEL ADR	SWITCH SELECT ADDRESS.
SW SEL CTR	SWITCH, SELECT WORD COUNTER.
SW SGC RES	SWITCH SATURN GUIDANCE COMPUTER RESET.
SW SGDTC NOT	SWITCH, INVERSE SINGLE GATE DATA TO COMPUTER.
SW SGDTC	SWITCH, SINGLE GATE DATA TO COMPUTER.
SW SIGN	SWITCH FOR MANUAL INSERTION OF SIGN, DATA BIT.
SW SPI NOT	SWITCH, INVERSE SPARE PROBE 1.
SW SP2 NOT	SWITCH, INVERSE SPARE PROBE 2.
SW START NOT	SWITCH, INVERSE START TAPE READER.
SW START	SWITCH, START TAPE READER.
SW START SS	SWITCH, START SINGLE SHOT
SW STOP	SWITCH, STOP TAPE READER.
SW SYL	SWITCH, SYLLABLE.
SW TAADRI	SWITCH FOR MANUAL INSERTION OF TAPE ADDRESS BIT 1.



SYMBOL	DEFINITION
SW TAADR2	SWITCH FOR MANUAL INSERTION OF TAPE ADDRESS BIT 2.
SW TAADR3	SWITCH FOR MANUAL INSERTION OF TAPE ADDRESS BIT 3.
SW TAADR4	SWITCH FOR MANUAL INSERTION OF TAPE ADDRESS BIT 4.
SW TAADR5	SWITCH FOR MANUAL INSERTION OF TAPE ADDRESS BIT 5.
SW TA PWR	SWITCH, TAPE POWER.
SW T-0	SWITCH, THIS (PRESENT) WORD (-) MINUS 0.
SW T-10	SWITCH, THIS (PRESENT) WORD (-) MINUS 10.
SW T-11	SWITCH, THIS (PRESENT) WORD (-) MINUS 11.
SW T-12	SWITCH, THIS (PRESENT) WORD (-) MINUS 12.
SW T-1	SWITCH, THIS (PRESENT) WORD (-) MINUS 1.
SW T-2	SWITCH, THIS (PRESENT) WORD (-) MINUS 2.
SW T-3	SWITCH, THIS (PRESENT) WORD (-) MINUS 3.
SW T-4	SWITCH, THIS (PRESENT) WORD (-) MINUS 4.
SW T-5	SWITCH, THIS (PRESENT) WORD (-) MINUS 5.
SW T-6	SWITCH, THIS (PRESENT) WORD (-) MINUS 6.
SW T-7	SWITCH, THIS (PRESENT) WORD (-) MINUS 7.
SW T-8	SWITCH, THIS (PRESENT) WORD (-) MINUS 8.
SW T-9	SWITCH, THIS (PRESENT) WORD (-) MINUS 9.
SW TRCB1	SWITCH, TAPE READER CHARACTER - COUNTER BIT 1.
SW TRCB2	SWITCH, TAPE READER CHARACTER - COUNTER BIT 2.

SYMBOL	DEFINITION
SW TRCB3	SWITCH, TAPE READER CHARACTER - COUNTER BIT 3.
SW TRCB4	SWITCH, TAPE READER CHARACTER - COUNTER BIT 4.
SW TRCB5	SWITCH, TAPE READER CHARACTER - COUNTER BIT 5.
SW TRCB6	SWITCH, TAPE READER CHARACTER - COUNTER BIT 6.
SW TRCB7	SWITCH, TAPE READER CHARACTER - COUNTER BIT 7.
SW TRCB8	SWITCH, TAPE READER CHARACTER - COUNTER BIT 8.
SW TRCB9	SWITCH, TAPE READER CHARACTER - COUNTER BIT 9.
SW TRCH1-02 THROUGH SW TRCH6-02	SWITCHES, TAPE READER CHANNELS 1 THROUGH 6 (PANEL 02)
SW TRCH 1-01 THRU SW TRCH 5-01	SWITCHES, TAPE READER CHANNEL 1 THROUGH 5 (PANEL 01).
SW TR RES	SWITCH, TAPE READER RESET.
SW TRS NOT	SWITCH, INVERSE TRANSFER REGISTER SERIAL LEVEL.
SW T NOT	SWITCH, INVERSE THIS (PRESENT) WORD.
SWVER ONLY NOT	SWITCH, INVERSE VERIFY ONLY.
SWVER ONLY	SWITCH, VERIFY ONLY.
SYLIBRAB	SYLLABLE 1, BUFFER REGISTER A, FROM B DRIVE SOURCE.
SYLIBRA IND	SYLLABLE 1, BUFFER REGISTER A, INDICATOR DRIVER OUTPUT.
SYLIBRA NOT	INVERSE SYLLABLE 1, BUFFER REGISTER A, LATCH OUTPUT.
SYLIBRA	SYLLABLE 1, BUFFER REGISTER A, LATCH OUTPUT.
SYLIBRB IND	SYLLABLE 1, BUFFER REGISTER B, INDICATOR DRIVER OUTPUT.

SYMBOL	DEFINITION
SYL1BRB NOT	INVERSE SYLLABLE 1 BUFFER REGISTER B LATCH OUTPUT
SYL1BRB	SYLLABLE 1 BUFFER REGISTER B LATCH OUTPUT.
SYLOBRAB	SYLLABLE 0, BUFFER REGISTER A, FROM B DRIVE SOURCE
SYLOBRA IND	SYLLABLE 0 BUFFER REGISTER A, INDICATOR DRIVER OUTPUT.
SYLOBRA NOT	INVERSE SYLLABLE 0 BUFFER REGISTER A LATCH OUTPUT.
SYLOBRA	SYLLABLE 0 BUFFER REGISTER A LATCH OUTPUT.
SYLOBRB IND	SYLLABLE 0 BUFFER REGISTER B, INDICATOR DRIVER OUTPUT.
SYLOBRB NOT	INVERSE SYLLABLE 0 BUFFER REGISTER B LATCH OUTPUT.
SYLOBRB	SYLLABLE 0 BUFFER REGISTER B LATCH OUTPUT.
SYNC NOT	INVERTED SYNC LEVEL.
SYNC OUTPUT	OSCILSCOPE SYNC, EVERY ADDRESS COMPARE.
SYNC	STARTS ACME PHASE GENERATOR - CAUSED BY COMPUTER PHASE B.
TA1A1 NOT THROUGH TA1A9 NOT	INVERSE TRANSLATED CHANNEL A1 ADDRESS REGISTER BITS 1 THROUGH 9.
TA1A13 NOT	TRANSLATED, CHANNEL A1, A13 INVERTED.
TA1EAM NOT, TA2EAM NOT AND TA3EAM NOT	INVERSE TRANSLATED CHANNELS A1, A2, A3 LATCH OUTPUTS WHICH INDICATES AN ERROR IN EVEN MEMORIES
TA1EBM NOT	TRANSLATED, INVERSE CHANNEL A1, ERROR IN ODD MEMORIES LEVEL.
TA1G5	TRANSLATED, CHANNEL A1, BIT GATE GENERATOR LATCH 5 OUTPUT.
TA1-3HOPC1V	TRANSLATED CHANNELS A1 THROUGH A3, HOP CONSTANT FOR STORAGE DURING INTERRUPT OPERATION.

SYMBOL	DEFINITION
TA1MD7, NOT TA2MD7 NOT AND TA3 MD7 NOT	INVERSE TRANSLATED, CHANNELS A1, A2, AND A3, MULTIPLICAND - DIVISOR REGISTER LATCH 7.
TA1MRI	TRANSLATED, CHANNEL A1 MRI INVERTED
TA1MRI NOT	INVERSE TRANSLATED, CHANNEL A1, MRI LATCH OUTPUT.
TA1MRI	TRANSLATED, CHANNEL A1, MRI LATCH OUTPUT.
TA1OP1 NOT THROUGH TA1OP4 NOT	INVERSE TRANSLATED CHANNEL A1 OPERATION CODE BITS 1 THROUGH 4.
TA1PB	TRANSLATED, CHANNEL A1 PHASE B.
TA1PIO NOT	INVERSE TRANSLATED CHANNEL A1 PROCESS INPUT/OUTPUT.
TA1PRO NOT, TA2PRO NOT AND TA3 PRO NOT	INVERSE TRANSLATED OLD PARTIAL PRODUCT DURING EITHER MULTIPLY OPERATION OR FOUR TIMES THE OLD REMAINDER DURING DIVIDE.
TA1TLC NOT	TRANSLATED, INVERSE CHANNEL A1, TWO SIMULTANEOUS MEMORY ERROR LEVEL.
TA1TRS NOT, TA2TRS NOT AND TA3 TRS NOT	INVERSE TRANSLATED CHANNELS A1, A2 AND A3, TRANSFER REGISTER SERIAL LATCH.
TA1MDA, TA1XDA, TA1YDA AND TA1 ZDA	TRANSLATED CHANNEL A1, W, X, Y AND Z CLOCK PULSE DRIVERS TO DATA ADAPTER.
TA2A1 NOT THROUGH TA2A9 NOT	INVERSE TRANSLATED CHANNEL A2 ADDRESS REGISTER BITS 1 THROUGH 9.
TA2A13 NOT	TRANSLATED, CHANNEL A2, A13 INVERTED.
TA2E8M NOT	TRANSLATED, INVERSE CHANNEL A2, ERROR IN ODD MEMORIES LEVEL.
TA2G5	TRANSLATED, CHANNEL A2, BIT GATE GENERATOR LATCH 5 OUTPUT.
TA2MRI NOT	INVERSE TRANSLATED, CHANNEL A2, MRI LATCH OUTPUT.

SYMBOL	DEFINITION
TA2MR1	TRANSLATED, CHANNEL A2, MR1 LATCH OUTPUT.
TA2MR1T	TRANSLATED, CHANNEL A2 MR1 INVERTED
TA2OP1 NOT THROUGH TA2OP4 NOT	INVERSE TRANSLATED CHANNEL A2 OPERATION CODE BITS 1 THROUGH 4.
TA2PB	TRANSLATED, CHANNEL A2 PHASE B.
TA2PIO NOT	INVERSE TRANSLATED CHANNEL A2 PROCESS INPUT/OUTPUT.
TA2TLC NOT	TRANSLATED, INVERSE CHANNEL A2, TWO SIMULTANEOUS MEMORY ERRORS LEVEL.
TA2WDA, TA2XDA, TA2YDA AND TA2ZDA	TRANSLATED CHANNEL A2, W,X,Y AND Z CLOCK PULSE DRIVERS TO DATA ADAPTER
TA3A1 NOT THROUGH TA3A9 NOT	INVERSE TRANSLATED CHANNEL A3 ADDRESS REGISTER BITS 1 THROUGH 9.
TA3A13 NOT	TRANSLATED, CHANNEL A3, A13 INVERTED.
TA3EBM NOT	TRANSLATED, INVERSE CHANNEL A3, ERROR IN ODD MEMORIES LEVEL.
TA3G5	TRANSLATED, CHANNEL A3, BIT GATE GENERATOR LATCH 5 OUTPUT.
TA3MR1I	TRANSLATED, CHANNEL A3 MR1 INVERTED
TA3MR1 NOT	INVERSE TRANSLATED, CHANNEL A3, MR1 LATCH OUTPUT.
TA3MR1	TRANSLATED, CHANNEL A3, MR1 LATCH OUTPUT.
TA3OP1 NOT THROUGH TA3OP4 NOT	INVERSE TRANSLATED CHANNEL A3 OPERATION CODE BITS 1 THROUGH 4.
TA3PB	TRANSLATED, CHANNEL A3 PHASE B.
TA3PIO NOT	INVERSE TRANSLATED CHANNEL A3 PROCESS INPUT/OUTPUT LEVEL.

SYMBOL	DEFINITION
TA3TLC NOT	TRANSLATED INVERSE, CHANNEL A3, TWO SIMULTANEOUS ERRORS LEVEL.
TA3MDA, TA3XDA, TA3YDA AND TA3ZDA	TRANSLATED CHANNEL A3, W, X, Y AND Z CLOCK PULSE DRIVERS TO DA TA ADAPTER.
TA=PWR=OFF=IND	TAPE POWER OFF, INDICATOR DRIVER OUTPUT
TA=PWR=ON=IND	TAPE POWER ON, INDICATOR DRIVER OUTPUT
TAADR1 THRU TAADR5 IND	TAPE ADDRESS SELECTION BITS 1 THROUGH 5, INDICATOR DRIVER OUTPUTS.
TADR	TRANSLATED ADDRESS LEVEL.
TAPAR ERR	TAPE PARITY ERROR LEVEL.
TAPB NOT	INVERSE TAPE PARITY BIT LEVEL.
TA ADR1 NOT	ZERO OUTPUT OF TAPE ADDRESS BIT 1 LATCH.
TA ADR1	ONE OUTPUT OF TAPE ADDRESS BIT 1 LATCH.
TA ADR2 NOT	ZERO OUTPUT OF TAPE ADDRESS BIT 2 LATCH.
TA ADR2	ONE OUTPUT OF TAPE ADDRESS BIT 2 LATCH.
TA ADR3 NOT	ZERO OUTPUT OF TAPE ADDRESS BIT 3 LATCH.
TA ADR3	ONE OUTPUT OF TAPE ADDRESS BIT 3 LATCH.
TA ADR4 NOT	ZERO OUTPUT OF TAPE ADDRESS BIT 4 LATCH.
TA ADR4	ONE OUTPUT OF TAPE ADDRESS BIT 4 LATCH.
TA ADR5 NOT	ZERO OUTPUT OF TAPE ADDRESS BIT 5 LATCH.
TA ADR5	ONE OUTPUT OF TAPE ADDRESS BIT 5 LATCH.

DEFINITION

SYMBOL

TA PWR ERK INT	TAPE POWER ERROR INTERLOCK.
TA PWR RELAY GRD	TAPE POWER RELAY GROUND.
TA PWR REL GRD	TAPE POWER RELAY GROUND. IT BECOMES THE TA PWR GROUND LEVEL WHEN THERE IS NO TAPE POWER ERROR AND TAPE POWER ON PUSHBUTTON IS PRESSED.
TA PWR	TAPE POWER GROUND LEVEL - ALLOWS TAPE POWER RELAY OIB5K2 TO BE ENERGIZED
TATC	TRANSFER ADDRESS TO COMPUTER.
TBR14P NOT	INVERSE, TRANSLATED BUFFER REGISTER A, BIT 14 - PARITY.
TBR14P NOT	INVERSE, TRANSLATED BUFFER REGISTER B, BIT 14 - PARITY.
TBR14P	TRANSLATED, BUFFER REGISTER B, BIT 14 - PARITY.
TCIR	GROUND LEVEL FROM INHIBIT READER CONTROL SWITCH WHICH CAUSES READER INHIBIT RELAY OIA9K15 TO BE ENERGIZED.
TDITC	TRANSFER DATA TO COMPUTER.
TEMPHIGHIND	TEMPERATURE HIGH, INDICATOR DRIVER OUTPUT.
TEMP ERR1	TEMPERATURE ERROR 1.
TEMPERR2	TEMPERATURE ERROR 2.
TEMP NORM IND	TEMPERATURE NORMAL, INDICATOR DRIVER OUTPUT.
TE ERR ARRAY IND	TEMPERATURE ERROR ARRAY, INDICATOR DRIVER OUTPUT.
TE ERR PAGE IND	TEMPERATURE ERROR PAGE, INDICATOR DRIVER OUTPUT.
TE PWR SEQ OFF	TEMPERATURE ERROR, POWER SEQUENCE OFF.

TE RES	SYMBOL	DEFINITION
		TEMPERATURE RESET.
TIME SEL		TIME SELECT.
TIMING MARKER		OSCILSCOPE SYNC ---- ANY SELECTED CLOCK, BIT GATE AND PHASE.
TNOT		INVERSE DATA SERIALIZER PARITY BIT LATCH OUTPUT.
TOM		INVERSE ERROR RESET (NOT OR'D WITH ERROR RESET.).
TPE IND		TAPE PARITY ERROR, INDICATOR DRIVER OUTPUT.
TP GND		TEST POINT GROUND.
TRA1 IND		TAPE READER ADDRESS SELECTION BIT 1, INDICATOR DRIVER OUTPUT
TRA1 NOT		ZERO OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 1 LATCH.
TRA1		ONE OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 1 LATCH.
TRA2 IND		TAPE READER ADDRESS SELECTION BIT 2, INDICATOR DRIVER OUTPUT
TRA2 NOT		ZERO OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 2 LATCH.
TRA2		ONE OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 2 LATCH.
TRA3 IND		TAPE READER ADDRESS SELECTION BIT 3, INDICATOR DRIVER OUTPUT
TRA3 NOT		ZERO OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 3 LATCH.
TRA3		ONE OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 3 LATCH.
TRA4 IND		TAPE READER ADDRESS SELECTION BIT 4, INDICATOR DRIVER OUTPUT
TRA4 NOT		ZERO OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 4 LATCH.



SYMBOL	DEFINITION
TRA4	ONE OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 4 LATCH.
TRA5 IND	TAPE READER ADDRESS SELECTION BIT 5, INDICATOR DRIVER OUTPUT
TRA5 NOT	ZERO OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 5 LATCH.
TRA5	ONE OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 5 LATCH.
TRA6 IND	TAPE READER ADDRESS SELECTION BIT 6, INDICATOR DRIVER OUTPUT
TRA6 NOT	ZERO OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 6 LATCH.
TRA6	ONE OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 6 LATCH.
TRA7 IND	TAPE READER ADDRESS SELECTION BIT 7, INDICATOR DRIVER OUTPUT
TRA7 NOT	ZERO OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 7 LATCH.
TRA7	ONE OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 7 LATCH.
TRA8 IND	TAPE READER ADDRESS SELECTION BIT 8, INDICATOR DRIVER OUTPUT
TRA8 NOT	ZERO OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 8 LATCH.
TRA8	ONE OUTPUT OF TAPE READER ADDRESS SELECTION, BIT 8 LATCH.
TRACK 1	TAPE TRACK 1 - ZERO LEVEL FOR A SENSED BIT.
TRACK 2	TAPE TRACK 2 - ZERO LEVEL FOR A SENSED BIT.
TRACK 3	TAPE TRACK 3 - ZERO LEVEL FOR A SENSED BIT.
TRACK 4	TAPE TRACK 4 - ZERO LEVEL FOR A SENSED BIT.

SYMBOL	DEFINITION
TRACK 5	TAPE TRACK 5 - ZERO LEVEL FOR A SENSED BIT.
TRACK 6	TAPE TRACK 6 - ZERO LEVEL FOR A SENSED BIT.
TRACK 8	OUTPUT OF TRACK 8 TAPE READER PARITY CHANNEL.
TRANS INH NOT	INVERSE TRANSFER INHIBIT LEVEL.
TRA NOT	INVERSE TRANSFER.
TRA PB	TRANSFER PARITY BIT.
TRA	TRANSFER.
TRCB1	TAPE READER CHARACTER - COUNTER BIT 1
TRCB2	TAPE READER CHARACTER - COUNTER BIT 2
TRCB3	TAPE READER CHARACTER - COUNTER BIT 3
TRCB4	TAPE READER CHARACTER - COUNTER BIT 4
TRCB5	TAPE READER CHARACTER - COUNTER BIT 5
TRCB6	TAPE READER CHARACTER - COUNTER BIT 6
TRCB7	TAPE READER CHARACTER - COUNTER BIT 7
TRCB8	TAPE READER CHARACTER - COUNTER BIT 8.
TRCB9	TAPE READER CHARACTER - COUNTER BIT 9.
TRCB-1 NOT	ZERO OUTPUT OF TAPE READER CHARACTER COUNTER BIT 1 LATCH.
TRCB-1	ONE OUTPUT OF TAPE READER CHARACTER COUNTER BIT 1 LATCH.
TRCB-2 NOT	ZERO OUTPUT OF TAPE READER CHARACTER COUNTER BIT 2 LATCH.
TRCB-2	ONE OUTPUT OF TAPE READER CHARACTER COUNTER BIT 2 LATCH.

SYMBOL	DEFINITION
TRCB-3 NOT	ZERO OUTPUT OF TAPE READER CHARACTER COUNTER BIT 3 LATCH.
TRCB-3	ONE OUTPUT OF TAPE READER CHARACTER COUNTER BIT 3 LATCH.
TRCB-4 NOT	ZERO OUTPUT OF TAPE READER CHARACTER COUNTER BIT 4 LATCH.
TRCB-4	ONE OUTPUT OF TAPE READER CHARACTER COUNTER BIT 4 LATCH.
TRCB-5 NOT	ZERO OUTPUT OF TAPE READER CHARACTER COUNTER BIT 5 LATCH.
TRCB-5	ONE OUTPUT OF TAPE READER CHARACTER COUNTER BIT 5 LATCH.
TRCB-6 NOT	ZERO OUTPUT OF TAPE READER CHARACTER COUNTER BIT 6 LATCH.
TRCB-6	ONE OUTPUT OF TAPE READER CHARACTER COUNTER BIT 6 LATCH.
TRCB-7 NOT	ZERO OUTPUT OF TAPE READER CHARACTER COUNTER BIT 7 LATCH.
TRCB-7	ONE OUTPUT OF TAPE READER CHARACTER COUNTER BIT 7 LATCH.
TRCB-8 NOT	ZERO OUTPUT OF TAPE READER CHARACTER COUNTER BIT 8 LATCH.
TRCB-8	ONE OUTPUT OF TAPE READER CHARACTER COUNTER BIT 8 LATCH.
TRCB-9 NOT	ZERO OUTPUT OF TAPE READER CHARACTER COUNTER BIT 9 LATCH.
TRCB-9	ONE OUTPUT OF TAPE READER CHARACTER COUNTER BIT 9 LATCH.
TRCH1A NOT	INVERSE TAPE READER CHANNEL 1, FROM DRIVE SOURCE A.
TRCH1A	TAPE READER CHANNEL 1, FROM DRIVE SOURCE A.
TRCH2A NOT	INVERSE TAPE READER CHANNEL 2, FROM DRIVE SOURCE A.
TRCH2A	TAPE READER CHANNEL 2, FROM DRIVE SOURCE A.
TRCH3A NOT	INVERSE TAPE READER CHANNEL 3, FROM DRIVE SOURCE A.

SYMBOL	DEFINITION
TRCH3A	TAPE READER CHANNEL 3, FROM DRIVE SOURCE A.
TRCH4A NOT	INVERSE TAPE READER CHANNEL 4, FROM DRIVE SOURCE A.
TRCH4A	TAPE READER CHANNEL 4, FROM DRIVE SOURCE A.
TRCH5A NOT	INVERSE TAPE READER CHANNEL 5, FROM DRIVE SOURCE A.
TRCH5A	TAPE READER CHANNEL 5, FROM DRIVE SOURCE A.
TRCH6A NOT	INVERSE TAPE READER CHANNEL 6, FROM DRIVE SOURCE A.
TRCH6A	TAPE READER CHANNEL 6, FROM DRIVE SOURCE A.
TRCLA NOT	INVERSE TAPE READER CLEAR AND ADD LEVEL.
TRCP1A	TAPE READER CLOCK PULSE 1 FROM A DRIVE SOURCE.
TRCP1B	TAPE READER CLOCK PULSE 1 FROM B DRIVE SOURCE.
TRCP1C	TAPE READER CLOCK PULSE 1 FROM C DRIVE SOURCE.
TRCP2A	TAPE READER CLOCK PULSE 2 FROM A DRIVE SOURCE.
TRCP2B	TAPE READER CLOCK PULSE 2 FROM B DRIVE SOURCE.
TRCP3A	TAPE READER CLOCK PULSE 3 FROM A DRIVE SOURCE.
TRCP4	TAPE READER CLOCK PULSE 4
TRCP ERR DLY	TAPE READER CLOCK PULSE ERROR DELAY.
TRCP ERR NOT	INVERSE TRCP ERR LEVEL.
TRCP ERR	ONE OUTPUT OF THE TAPE READER CLOCK PULSE ERROR LATCH. SET WHEN A CLOCK FAILS TO A CONSTANT ONE.
TRCP GEN	TAPE READER CLOCK PULSE GENERATOR.

SYMBOL	DEFINITION
TRDA PB NOT	INVERSE TAPE READER DATA PARITY BIT.
TRDA PB	TAPE READER DATA PARITY BIT.
TRDA RES	TAPE READER DATA RESET.
TRDS1 IND	TAPE READER DATA SELECTOR BIT 1, INDICATOR DRIVER OUTPUT.
TRDS2 IND	TAPE READER DATA SELECTOR BIT 2, INDICATOR DRIVER OUTPUT.
TRDS3 IND	TAPE READER DATA SELECTOR BIT 3, INDICATOR DRIVER OUTPUT.
TRDS4 IND	TAPE READER DATA SELECTOR BIT 4, INDICATOR DRIVER OUTPUT.
TRDX	TAPE READER, DUPLEX MODE.
TRG CLOCK1	TRIGGER INPUT, CLOCK 1.
TRG CLOCK2	TRIGGER INPUT, CLOCK 2.
TRIA PB NOT	INVERSE TAPE READER INSTRUCTION - ADDRESS PARITY BIT.
TRIA PB	TAPE READER INSTRUCTION - ADDRESS PARITY BIT.
TRIA RES	TAPE READER INSTRUCTION ADDRESS RESET.
TRIS1 IND	TAPE READER INSTRUCTION SECTOR BIT 1, INDICATOR DRIVER OUTPUT.
TRIS1 NOT	ZERO OUTPUT OF TAPE READER INSTRUCTION SECTOR BIT 1 LATCH.
TRIS1	ONE OUTPUT OF TAPE READER INSTRUCTION SECTOR BIT 1 LATCH.
TRIS2 IND	TAPE READER INSTRUCTION SECTOR BIT 2, INDICATOR DRIVER OUTPUT.
TRIS2 NOT	ZERO OUTPUT OF TAPE READER INSTRUCTION SECTOR BIT 2 LATCH.
TRIS2	ONE OUTPUT OF TAPE READER INSTRUCTION SECTOR BIT 2 LATCH.

SYMBOL	DEFINITION
TRIS3 IND	TAPE READER INSTRUCTION SECTOR BIT 3, INDICATOR DRIVER OUTPUT.
TRIS3 NOT	ZERO OUTPUT OF TAPE READER INSTRUCTION SECTOR BIT 3 LATCH.
TRIS3	ONE OUTPUT OF TAPE READER INSTRUCTION SECTOR BIT 3 LATCH.
TRIS4 IND	TAPE READER INSTRUCTION SECTOR BIT 4, INDICATOR DRIVER OUTPUT.
TRIS4 NOT	ZERO OUTPUT OF TAPE READER INSTRUCTION SECTOR BIT 4 LATCH.
TRIS4	ONE OUTPUT OF TAPE READER INSTRUCTION SECTOR BIT 4 LATCH.
TRMM1 IND	TAPE READER MEMORY MODULE BIT 1, INDICATOR DRIVER OUTPUT.
TRMM1 NOT	ZERO OUTPUT OF TAPE READER MEMORY MODULE BIT 1 LATCH.
TRMM1	ONE OUTPUT OF TAPE READER MEMORY MODULE BIT 1 LATCH.
TRMM2 IND	TAPE READER MEMORY MODULE BIT 2, INDICATOR DRIVER OUTPUT.
TRMM2 NOT	ZERO OUTPUT OF TAPE READER MEMORY MODULE BIT 2 LATCH.
TRMM2	ONE OUTPUT OF TAPE READER MEMORY MODULE BIT 2 LATCH.
TRMM3 IND	TAPE READER MEMORY MODULE BIT 3, INDICATOR DRIVER OUTPUT.
TRMM3 NOT	ZERO OUTPUT OF TAPE READER MEMORY MODULE BIT 3 LATCH.
TRMM3	ONE OUTPUT OF TAPE READER MEMORY MODULE BIT 3 LATCH.
TROA1 IND	TAPE READER OPERAND ADDRESS BIT 1, INDICATOR DRIVER OUTPUT.
TROA1 NOT	ZERO OUTPUT OF TAPE READER OPERAND ADDRESS BIT 1 LATCH.
TROA1	ONE OUTPUT OF TAPE READER OPERAND ADDRESS BIT 1 LATCH.

SYMBOL	DEFINITION
TROA2 IND	TAPE READER OPERAND ADDRESS BIT 2, INDICATOR DRIVER OUTPUT.
TROA2 NOT	ZERO OUTPUT OF TAPE READER OPERAND ADDRESS BIT 2 LATCH.
TROA2	ONE OUTPUT OF TAPE READER OPERAND ADDRESS BIT 2 LATCH.
TROA3 IND	TAPE READER OPERAND ADDRESS BIT 3, INDICATOR DRIVER OUTPUT.
TROA3 NOT	ZERO OUTPUT OF TAPE READER OPERAND ADDRESS BIT 3 LATCH.
TROA3	ONE OUTPUT OF TAPE READER OPERAND ADDRESS BIT 3 LATCH.
TROA4 IND	TAPE READER OPERAND ADDRESS BIT 4, INDICATOR DRIVER OUTPUT.
TROA4 NOT	ZERO OUTPUT OF TAPE READER OPERAND ADDRESS BIT 4 LATCH.
TROA4	ONE OUTPUT OF TAPE READER OPERAND ADDRESS BIT 4 LATCH.
TROA5 IND	TAPE READER OPERAND ADDRESS BIT 5, INDICATOR DRIVER OUTPUT.
TROA5 NOT	ZERO OUTPUT OF TAPE READER OPERAND ADDRESS BIT 5 LATCH.
TROA5	ONE OUTPUT OF TAPE READER OPERAND ADDRESS BIT 5 LATCH.
TROA6 IND	TAPE READER OPERAND ADDRESS BIT 6, INDICATOR DRIVER, OUTPUT.
TROA6 NOT	ZERO OUTPUT OF TAPE READER OPERAND ADDRESS BIT 6 LATCH.
TROA6	ONE OUTPUT OF TAPE READER OPERAND ADDRESS BIT 6 LATCH.
TROA7 IND	TAPE READER OPERAND ADDRESS BIT 7, INDICATOR DRIVER OUTPUT.
TROA7 NOT	ZERO OUTPUT OF TAPE READER OPERAND ADDRESS BIT 7 LATCH.
TROA7	ONE OUTPUT OF TAPE READER OPERAND ADDRESS BIT 7 LATCH.
TROA8 IND	TAPE READER OPERAND ADDRESS BIT 8, INDICATOR DRIVER OUTPUT.
TROA8 NOT	ZERO OUTPUT OF TAPE READER OPERAND ADDRESS BIT 8 LATCH.

SYMBOL	DEFINITION
TROA8	ONE OUTPUT OF TAPE READER OPERAND ADDRESS BIT 8 LATCH.
TROA9 IND	TAPE READER OPERAND ADDRESS BIT 9, INDICATOR DRIVER OUTPUT.
TROA9 NOT	ZERO OUTPUT OF TAPE READER OPERAND ADDRESS BIT 9 LATCH.
TROA9	ONE OUTPUT OF TAPE READER OPERAND ADDRESS BIT 9 LATCH.
TROPI IND	TAPE READER OPERATION CODE BIT 1, INDICATOR DRIVER OUTPUT.
TROPI NOT	ZERO OUTPUT OF TAPE READER OPERATION CODE BIT 1 LATCH.
TROPI	ONE OUTPUT OF TAPE READER OPERATION CODE BIT 1 LATCH.
TROP2 IND	TAPE READER OPERATION CODE BIT 2, INDICATOR DRIVER OUTPUT.
TROP2 NOT	ZERO OUTPUT OF TAPE READER OPERATION CODE BIT 2 LATCH.
TROP2	ONE OUTPUT OF TAPE READER OPERATION CODE BIT 2 LATCH.
TROP3 IND	TAPE READER OPERATION CODE BIT 3, INDICATOR DRIVER OUTPUT.
TROP3 NOT	ZERO OUTPUT OF TAPE READER OPERATION CODE BIT 3 LATCH.
TROP3	ONE OUTPUT OF TAPE READER OPERATION CODE BIT 3 LATCH.
TROP4 IND	TAPE READER OPERATION CODE BIT 4, INDICATOR DRIVER OUTPUT.
TROP4 NOT	ZERO OUTPUT OF TAPE READER OPERATION CODE BIT 4 LATCH.
TROP4	ONE OUTPUT OF TAPE READER OPERATION CODE BIT 4 LATCH.
TR B10 IND	TAPE READER BIT 10, INDICATOR DRIVER OUTPUT.
TR B10 NOT	ZERO OUTPUT OF TAPE READER BIT 10 LATCH.
TR B10	ONE OUTPUT OF TAPE READER BIT 10 LATCH.



SYMBOL	DEFINITION
TR B11 IND	TAPE READER BIT 11, INDICATOR DRIVER OUTPUT.
TR B11 NOT	ZERO OUTPUT OF TAPE READER BIT 11 LATCH.
TR B11	ONE OUTPUT OF TAPE READER BIT 11 LATCH.
TR B12 IND	TAPE READER BIT 12, INDICATOR DRIVER OUTPUT.
TR B12 NOT	ZERO OUTPUT OF TAPE READER BIT 12 LATCH.
TR B12	ONE OUTPUT OF TAPE READER BIT 12 LATCH.
TR B13 IND	TAPE READER BIT 13, INDICATOR DRIVER OUTPUT.
TR B13 NOT	ZERO OUTPUT OF TAPE READER BIT 13 LATCH.
TR B13	ONE OUTPUT OF TAPE READER BIT 13 LATCH.
TR B14 IND	TAPE READER BIT 14, INDICATOR DRIVER OUTPUT.
TR B14 NOT	ZERO OUTPUT OF TAPE READER BIT 14 LATCH.
TR B14	ONE OUTPUT OF TAPE READER BIT 14 LATCH.
TR B15 IND	TAPE READER BIT 15, INDICATOR DRIVER OUTPUT.
TR B15 NOT	ZERO OUTPUT OF TAPE READER BIT 15 LATCH.
TR B15	ONE OUTPUT OF TAPE READER BIT 15 LATCH.
TR B16 IND	TAPE READER BIT 16, INDICATOR DRIVER OUTPUT.
TR B16 NOT	ZERO OUTPUT OF TAPE READER BIT 16 LATCH.
TR B16	ONE OUTPUT OF TAPE READER BIT 16 LATCH.
TR B17 IND	TAPE READER BIT 17, INDICATOR DRIVER OUTPUT.
TR B17 NOT	ZERO OUTPUT OF TAPE READER BIT 17 LATCH.

SYMBOL	DEFINITION
TR 817	ONE OUTPUT OF TAPE READER BIT 17 LATCH.
TR 818 IND	TAPE READER BIT 18, INDICATOR DRIVER OUTPUT.
TR 818 NOT	ZERO OUTPUT OF TAPE READER BIT 18 LATCH.
TR 818	ONE OUTPUT OF TAPE READER BIT 18 LATCH.
TR 819 IND	TAPE READER BIT 19, INDICATOR DRIVER OUTPUT.
TR 819 NOT	ZERO OUTPUT OF TAPE READER BIT 19 LATCH.
TR 819	ONE OUTPUT OF TAPE READER BIT 19 LATCH.
TR 81 IND	TAPE READER BIT 1, INDICATOR DRIVER OUTPUT.
TR 81 NOT	ZERO OUTPUT OF TAPE READER BIT 1 LATCH.
TR 81	ONE OUTPUT OF TAPE READER BIT 1 LATCH.
TR 820 IND	TAPE READER BIT 20, INDICATOR DRIVER OUTPUT.
TR 820 NOT	ZERO OUTPUT OF TAPE READER BIT 20 LATCH.
TR 820	ONE OUTPUT OF TAPE READER BIT 20 LATCH.
TR 821 IND	TAPE READER BIT 21, INDICATOR DRIVER OUTPUT.
TR 821 NOT	ZERO OUTPUT OF TAPE READER BIT 21 LATCH.
TR 821	ONE OUTPUT OF TAPE READER BIT 21 LATCH.
TR 822 IND	TAPE READER BIT 22, INDICATOR DRIVER OUTPUT.
TR 822 NOT	ZERO OUTPUT OF TAPE READER BIT 22 LATCH.
TR 822	ONE OUTPUT OF TAPE READER BIT 22 LATCH.

SYMBOL	DEFINITION
TR B23 IND	TAPE READER BIT 23, INDICATOR DRIVER OUTPUT.
TR B23 NOT	ZERO OUTPUT OF TAPE READER BIT 23 LATCH.
TR B23	ONE OUTPUT OF TAPE READER BIT 23 LATCH.
TR B24 IND	TAPE READER BIT 24, INDICATOR DRIVER OUTPUT.
TR B24 NOT	ZERO OUTPUT OF TAPE READER BIT 24 LATCH.
TR B24	ONE OUTPUT OF TAPE READER BIT 24 LATCH.
TR B25 IND	TAPE READER BIT 25, INDICATOR DRIVER OUTPUT.
TR B25 NOT	ZERO OUTPUT OF TAPE READER BIT 25 LATCH.
TR B25	ONE OUTPUT OF TAPE READER BIT 25 LATCH.
TR B2 IND	TAPE READER BIT 2, INDICATOR DRIVER OUTPUT.
TR B2 NOT	ZERO OUTPUT OF TAPE READER BIT 2 LATCH.
TR B2	ONE OUTPUT OF TAPE READER BIT 2 LATCH.
TR B3 IND	TAPE READER BIT 3, INDICATOR DRIVER OUTPUT.
TR B3 NOT	ZERO OUTPUT OF TAPE READER BIT 3 LATCH.
TR B3	ONE OUTPUT OF TAPE READER BIT 3 LATCH.
TR B4 IND	TAPE READER BIT 4, INDICATOR DRIVER OUTPUT.
TR B4 NOT	ZERO OUTPUT OF TAPE READER BIT 4 LATCH.
TR B4	ONE OUTPUT OF TAPE READER BIT 4 LATCH.
TR B5 IND	TAPE READER BIT 5, INDICATOR DRIVER OUTPUT.
TR B5 NOT	ZERO OUTPUT OF TAPE READER BIT 5 LATCH.

SYMBOL	DEFINITION
TR B5	ONE OUTPUT OF TAPE READER BIT 5 LATCH.
TR B6 IND	TAPE READER BIT 6, INDICATOR DRIVER OUTPUT.
TR B6 NOT	ZERO OUTPUT OF TAPE READER BIT 6 LATCH.
TR B6	ONE OUTPUT OF TAPE READER BIT 6 LATCH.
TR B7 IND	TAPE READER BIT 7, INDICATOR DRIVER OUTPUT.
TR B7 NOT	ZERO OUTPUT OF TAPE READER BIT 7 LATCH.
TR B7	ONE OUTPUT OF TAPE READER BIT 7 LATCH.
TR B8 IND	TAPE READER BIT 8, INDICATOR DRIVER OUTPUT.
TR B8 NOT	ZERO OUTPUT OF TAPE READER BIT 8 LATCH.
TR B8	ONE OUTPUT OF TAPE READER BIT 8 LATCH.
TR B9 IND	TAPE READER BIT 9, INDICATOR DRIVER OUTPUT.
TR B9 NOT	ZERO OUTPUT OF TAPE READER BIT 9 LATCH.
TR B9	ONE OUTPUT OF TAPE READER BIT 9 LATCH.
TR DATA RESET	TAPE READER DATA RESET.
TR DATA RES	TAPE READER DATA RESET LEVEL.
TR DS1 NOT	ZERO OUTPUT OF TAPE READER DATA SELECTOR BIT 1 LATCH.
TR DS1	ONE OUTPUT OF TAPE READER DATA SELECTOR BIT 1 LATCH.
TR DS2 NOT	ZERO OUTPUT OF TAPE READER DATA SELECTOR BIT 2 LATCH.
TR DS2	ONE OUTPUT OF TAPE READER DATA SELECTOR BIT 2 LATCH.

SYMBOL	DEFINITION
TR DS3 NOT	ZERO OUTPUT OF TAPE READER DATA SELECTOR BIT 3 LATCH.
TR DS3	ONE OUTPUT OF TAPE READER DATA SELECTOR BIT 3 LATCH.
TR DS4 NOT	ZERO OUTPUT OF TAPE READER DATA SELECTOR BIT 4 LATCH.
TR DS4	ONE OUTPUT OF TAPE READER DATA SELECTOR BIT 4 LATCH.
TR DX IND	TAPE READER DUPLEX MODE, INDICATOR DRIVER OUTPUT.
TR IA RES	TAPE READER INSTRUCTION ADDRESS LEVEL.
TR RESR	TAPE READER, RESET REGISTER.
TR SIGN IND	TAPE READER SIGN BIT, INDICATOR DRIVER OUTPUT.
TR SIGN NOT	ZERO OUTPUT OF TAPE READER SIGN BIT LATCH.
TR SIGN	ONE OUTPUT OF TAPE READER SIGN BIT LATCH.
TR SX IND	TAPE READER SIMPLEX MODE, INDICATOR DRIVER OUTPUT.
TR SYL 1 IND	TAPE READER SYLLABLE 1, INDICATOR DRIVER OUTPUT.
TR SYL 1 PB	TAPE READER SYLLABLE 1 PARITY BIT. CHANNEL 6 OF TAPE CHARACTER 9 IS PARITY BIT FOR SYLLABLE 1.
TR SYL 0PB	TAPE READER SYLLABLE 0 PARITY BIT. CHANNEL 1 OF TAPE CHARACTER 8 IS PARITY BIT FOR SYLLABLE 0.
TR SYL 0 IND	TAPE READER SYLLABLE 0, INDICATOR DRIVER OUTPUT.
TR SYL 0	TAPE READER SYLLABLE 0.
TRSTO	DECODED TAPE READER STORE.
TRSX	TAPE READER, SIMPLEX MODE.
TRSYL1 PB IND	TAPE READER SYLLABLE 1 PARITY BIT, INDICATOR DRIVER OUTPUT.

SYMBOL	DEFINITION
TRSYL1 PB NOT	INVERSE TAPE READER SYLLABLE 1 PARITY BIT.
TRSYLO PB IND	TAPE READER SYLLABLE 0 PARITY BIT INDICATOR DRIVER OUTPUT.
TRSYLO PB NOT	INVERSE TAPE READER SYLLABLE 0 PARITY BIT.
TRTT	TAPE READER TIMING TRACK. DRIVES TAPE READER CLOCK GENERATOR
T NOT	INVERSE, DATA SERIALIZER PARITY BIT LATCH OUTPUT.
T PE ERR NOT	INVERSE TAPE PARITY ERROR.
T	DATA SERIALIZER PARITY BIT LATCH OUTPUT.
TSPI-2	TRANSLATED SPARE PROBE 1 AND 2.
TWO NOT OR FOUR NOT	TAPE READER OPERATION CODE BIT 2 AND TAPE READER OPERATION CODE BIT 4 DECODED.
VER ONLY IND 1 AND 2	VERIFY ONLY, INDICATOR DRIVER 1 AND 2 OUTPUTS.
WDL1G	WRITE DELAY LINE 1, DRIVER PIN G OUTPUT.
WDL1H	WRITE DELAY LINE 1, DRIVER PIN H OUTPUT.
WDL2G	WRITE DELAY LINE 2, DRIVER PIN G OUTPUT.
WDL2H	WRITE DELAY LINE 2, DRIVER PIN H OUTPUT.
WDL3G	WRITE DELAY LINE 3, DRIVER PIN G OUTPUT.
WDL3H	WRITE DELAY LINE 3, DRIVER PIN H OUTPUT.
WD CTR A NOT THROUGH F NOT	INVERSE WORD COUNTER A THROUGH F.
WD CTR A	WORD COUNTER A.
WD CTR B	WORD COUNTER B.

SYMBOL	DEFINITION
WD CTR C	WORD COUNTER C.
WD CTR D	WORD COUNTER D
WD CTR E	WORD COUNTER E.
WD CTR F	WORD COUNTER F.
WINE	LATCH OUTPUT, GATES DATA ADDRESS BITS INTO HISTORY MODE.
W AND A NOT	BIT COUNTER CONTROL LEVEL - RESULT OF COMBINED CLOCK W AND I NVERTED STEERING LATCH A OUTPUT.
W AND A	BIT COUNTER CONTROL LEVEL - RESULT OF COMBINED CLOCK W AND S TEERING LATCH A OUTPUT.
ZERO COUNT2 NOT	INVERSE, ZERO COUNT OF MULTIPLY/DIVIDE COUNTER 2.

## INDEX

- | A                                       | C (cont)                               |
|---|--|
| AC power distribution . . . . .         | primary power checks . . . . .         |
| Address compare . . . . .               | secondary power checks . . . . .       |
| Address shift register . . . . .        | self-check tape instruction            |
| Address simulators . . . . .            | and operational codes . . . . .        |
| AI3/TRS past history word               | self-check tape instructions . . . . . |
| counter . . . . .                       | self-check tape listing . . . . .      |
| Assembly . . . . .                      | single step checks . . . . .           |
| Assembly drawings . . . . .             | tape reader clock and controls         |
| Assembly locations . . . . .            | checks . . . . .                       |
| Automated logic diagrams                | tape reader register checks . . . . .  |
| (ALD's) . . . . .                       | Cards (SMS), (see Standard             |
| part number index . . . . .             | Modular System)                        |
| typical logic block . . . . .           | Channel switching . . . . .            |
| typical page . . . . .                  | Channel-module switching . . . . .     |
|   | Circuit card location charts . . . . . |
| B                                       | CIO codes . . . . .                    |
| Binary counter . . . . .                | Clock generator . . . . .              |
| Bit generator . . . . .                 | tape reader . . . . .                  |
| Bit-gate shift register control         | Comparator, exclusive OR . . . . .     |
| circuit . . . . .                       | Compare error circuits . . . . .       |
| Bit-gate sync error detectors . . . . . | control circuits . . . . .             |
|   | Computer control . . . . .             |
| C                                       | memory clock . . . . .                 |
| Calibration . . . . .                   | restart . . . . .                      |
| automatic self-check and                | single step . . . . .                  |
| tape reader checks . . . . .            | stop . . . . .                         |
| channel-module switching                | Connectors . . . . .                   |
| checks . . . . .                        | Construction . . . . .                 |
| computer power checks . . . . .         | Control panels . . . . .               |
| computer temperature sensing            | Controls . . . . .                     |
| checks . . . . .                        | Counters-                              |
| data register checks . . . . .          | AI3/TRS past history word . . . . .    |
| halt checks . . . . .                   | binary . . . . .                       |
| initialization procedure . . . . .      | instruction cycle . . . . .            |
| interrupt checks . . . . .              | minor loop (MLC) . . . . .             |
| LVDCME interlocks locations . . . . .   | multiply/divide . . . . .              |
| LVDCME self-check cables                | real time (RTC) . . . . .              |
| interconnections . . . . .              | switch selector (SSC) . . . . .        |
| LVDCME self-check timing                | word . . . . .                         |
| checks . . . . .                        | Crimped connections . . . . .          |
| memory timing checks . . . . .          | quality of . . . . .                   |
| past history mode checks . . . . .      | tools for . . . . .                    |



INDEX (cont)

D

Data display . . . . . 2-26  
 register . . . . . 2-42  
 controls . . . . . 2-46  
 Data selection and storage . . . . . 2-26  
 past . . . . . 2-27  
 present . . . . . 2-26  
 Data transfer control . . . . . 2-36  
 cycle generator . . . . . 2-36  
 DIN control circuit . . . . . 2-37  
 manual mode control circuits . . . . . 2-38  
 DC power distribution to computer  
 interface . . . . . 2-4  
 Disagreement-  
 error detectors . . . . . 2-10  
 errors simulation . . . . . 2-60  
 register . . . . . 2-48  
 serializer . . . . . 2-49  
 Discretes simulators . . . . . 2-60  
 Display registers-  
 data . . . . . 2-42  
 instruction . . . . . 2-42  
 instruction address . . . . . 2-42  
 Display serial out . . . . . 2-69

E

Edge connector lists . . . . . 10-3  
 Engineering drawings . . . . . 10-1  
 Error detectors-  
 bit-gate sync . . . . . 2-10  
 disagreement . . . . . 2-10  
 phase sync . . . . . 2-10  
 tape parity . . . . . 2-32  
 tape reader clock pulse . . . . . 2-31  
 tape reader sequence . . . . . 2-32  
 tape reader serial parity . . . . . 2-35  
 Error devices test . . . . . 2-69  
 Error reset circuits . . . . . 2-13  
 Error simulators . . . . . 2-60  
 Error test circuits . . . . . 2-13  
 Exclusive OR comparators . . . . . 2-12

H

History storage . . . . . 2-70

I

Indicator lamp circuits . . . . . 2-15  
 Indicators . . . . . 3-1  
 Input/output register . . . . . 2-46  
 Inspection-  
 daily . . . . . 6-1  
 after shipment . . . . . 5-1  
 Installation . . . . . 5-1  
 Instruction cycle counter . . . . . 2-51  
 Instruction address display  
 register . . . . . 2-42  
 Instruction display register . . . . . 2-42  
 Interface . . . . . 3-1  
 Interface exerciser . . . . . 2-46  
 address register . . . . . 2-48  
 Invert error . . . . . 2-69

L

Logic-  
 diagrams . . . . . 10-4  
 symbols . . . . . 1-10, 10-5  
 Lubrication . . . . . 6-1  
 LVDCME-  
 construction . . . . . 1-1  
 controls . . . . . 3-1  
 electrical characteristics . . . . . 1-3  
 mechanical characteristics . . . . . 1-3  
 part numbers . . . . . 1-1  
 power distribution . . . . . 2-2  
 purpose . . . . . 1-1  
 timing . . . . . 2-6

M

Malfunctions . . . . . 8-1  
 Maintenance . . . . . 6-1  
 Manual, purpose . . . . . 1-1  
 Memory clock control . . . . . 2-70  
 Memory loader/data display . . . . . 2-20  
 circuit descriptions . . . . . 2-28  
 Memory load-memory  
 verify . . . . . 2-22  
 MIL-STD-15-1 . . . . . 1-1  
 Minor loop counter (MLC) . . . . . 2-47  
 Mode selection circuits . . . . . 2-32

## INDEX (cont)

- |  |  |
|--|--|
| M (cont)                                   | R  |
| Module switching . . . . . 2-20            | Real time counter (RTC) . . . . . 2-49     |
| Multiply/divide counter . . . . . 2-45     | Registers-                                 |
| O  | address shift . . . . . 2-42               |
| Op code simulators . . . . . 2-58          | data display shift . . . . . 2-42          |
| Operational program selection . . . . 2-71 | disagreement . . . . . 2-48                |
| P  | input/output . . . . . 2-46                |
| Painting materials . . . . . 9-24          | instruction display . . . . . 2-42         |
| paints . . . . . 9-23                      | instruction address display . . . . 2-42   |
| primers . . . . . 9-23                     | interface exerciser address . . . . 2-48   |
| solvents . . . . . 9-23                    | PIO accumulator . . . . . 2-47             |
| texturing agent . . . . . 9-25             | PIO memory . . . . . 2-46                  |
| Parity detectors . . . . . 2-13            | sector-syllable-module                     |
| Part symbols . . . . . 1-1                 | buffer . . . . . 2-40                      |
| Periodic maintenance . . . . . 6-1         | sector-syllable-module                     |
| Phase generator . . . . . 2-9              | display . . . . . 2-42                     |
| sync error detector . . . . . 2-10         | sector-syllable-module                     |
| PIO accumulator register . . . . . 2-47    | shift . . . . . 2-40                       |
| PIO memory register . . . . . 2-46         | tape reader . . . . . 2-22, 2-33           |
| Power distribution-                        | Related manuals, list of, . . . . . xi     |
| AC . . . . . 2-2                           | Repair techniques-                         |
| DC to computer interface . . . . . 2-4     | for crimped connections . . . . . 9-14     |
| internal to LVDCME . . . . . 2-3           | for exterior surface coatings . . . . 9-23 |
| Power supplies . . . . . 1-2               | for SMS cards . . . . . 9-19, 9-21         |
| Preparations-                              | for soldered connections . . . . . 9-16    |
| for shipment . . . . . 5-1                 | for wrapped connections . . . . . 9-1      |
| for storage . . . . . 5-1                  | Replaceable assemblies and                 |
| for use . . . . . 5-1                      | parts . . . . . 9-1                        |
| Probing circuit points . . . . . 8-1       | Restart computer . . . . . 2-70            |
| Procedures-                                | S  |
| assembly . . . . . 5-1                     | Second level logic diagrams . . . . . 10-4 |
| inspection . . . . . 5-1                   | Sector-syllable-module buffer              |
| installation . . . . . 5-1                 | register . . . . . 2-40                    |
| preparation for shipment . . . . . 5-1     | Sector-syllable-module display             |
| preparation for storage . . . . . 5-1      | register . . . . . 2-42                    |
| preparation for use . . . . . 5-1          | Sector-syllable-module shift               |
| soldering . . . . . 9-16                   | register . . . . . 2-40                    |
| tests . . . . . 5-1                        | Self-check . . . . . 2-52                  |
| trouble shooting . . . . . 8-1             | bit generator . . . . . 2-53               |
| unpacking . . . . . 5-1                    | buffered oscillator . . . . . 2-56         |
| unwrapping . . . . . 9-13                  | buffer register A and B bit 14             |
| wrapping . . . . . 9-11                    | parity . . . . . 2-60                      |
| Program mode selection . . . . . 2-71      | phase generator . . . . . 2-55             |
|  | serial compare errors . . . . . 2-67       |
|  | simulation of AI3 and TRS . . . . . 2-62   |

INDEX (cont)

S (cont)

of disagreement errors . . . 2-58  
of HOPC1 . . . . . 2-62  
of MD7 and MR1 . . . . . 2-66  
of PIO . . . . . 2-67  
of PRO . . . . . 2-60  
of PTC AI3 . . . . . 2-67  
of real time counter . . . . . 2-66  
of tape reader . . . . . 2-69  
wired-in program . . . . . 8-1  
Serial data simulators . . . . . 2-60  
Serial parity error detector . . . . . 2-35  
Simulators-  
address . . . . . 2-58  
discretes . . . . . 2-60  
error . . . . . 2-60  
op code . . . . . 2-58  
serial data . . . . . 2-60  
timing . . . . . 2-53  
Single step . . . . . 2-70  
Soldered connections . . . . . 9-16  
inspection . . . . . 9-18  
Standard Modular System (SMS)-  
card assemblies . . . . . 1-3  
card locations . . . . . 10-3  
card receptacles . . . . . 1-3  
card repair . . . . . 9-21  
card replacement . . . . . 9-19  
logic . . . . . 1-2  
physical description . . . . . 1-2  
Switch assemblies . . . . . 9-1  
Switch selector counter (SSC) . . . . . 2-48  
Symbols-  
logic . . . . . 1-1  
part . . . . . 1-1  
Sync control . . . . . 2-9

T

Tape reader-  
controls . . . . . 2-22  
data transfer-  
automatic . . . . . 2-24  
manual . . . . . 2-25  
register . . . . . 2-22, 2-33  
automatic loading . . . . . 2-22  
manual loading . . . . . 2-23  
parity detector . . . . . 2-33

T (cont)

self-check . . . . . 2-69  
serial parity error detector . . . . . 2-35  
serializer . . . . . 2-34  
timing and control circuits . . . . . 2-28  
character bit generator . . . . . 2-31  
clock generator . . . . . 2-30  
clock pulse error  
detector . . . . . 2-31  
readout control . . . . . 2-31  
sequence error detectors . . . . . 2-32  
start, stop control . . . . . 2-28  
Test program selection . . . . . 2-71  
Test equipment . . . . . 4-1  
Tests . . . . . 5-1  
Timing . . . . . 2-6  
Timing simulators . . . . . 2-53  
Tools, special . . . . . 4-1  
Transfer control circuit . . . . . 2-38  
Translation circuits . . . . . 2-10  
Trouble isolation . . . . . 8-1  
Trouble shooting SMS cards . . . . . 8-1

U

Unpacking . . . . . 5-1  
Unwrapping . . . . . 9-13

V

Vendor code cross-reference . . . . . 9-10  
Voters . . . . . 2-10

W

Word counter . . . . . 2-57  
Wrapped connections . . . . . 9-1  
procedure for . . . . . 9-11  
quality of . . . . . 9-13  
tools for . . . . . 9-10

The following comment sheets have been included to allow the reader to make comments concerning this manual. The comment sheets should be completed and forwarded to the following address:

Manager  
Department 913  
IBM Corporation  
Owego, New York

Volume No. \_\_\_\_\_

Section No. \_\_\_\_\_

Page No. \_\_\_\_\_

Comment: \_\_\_\_\_

---

---

---

---

Signature \_\_\_\_\_

Address \_\_\_\_\_

---

Volume No. \_\_\_\_\_

Section No. \_\_\_\_\_

Page No. \_\_\_\_\_

Comment: \_\_\_\_\_

---

---

---

---

Signature \_\_\_\_\_

Address \_\_\_\_\_

---

Volume No. \_\_\_\_\_

Section No. \_\_\_\_\_

Page No. \_\_\_\_\_

Comment: \_\_\_\_\_

---

---

---

---

Signature \_\_\_\_\_

Address \_\_\_\_\_

---

Volume No. \_\_\_\_\_

Section No. \_\_\_\_\_

Page No. \_\_\_\_\_

Comment: \_\_\_\_\_

---

---

---

---

Signature \_\_\_\_\_

Address \_\_\_\_\_

---

Volume No. \_\_\_\_\_

Section No. \_\_\_\_\_

Page No. \_\_\_\_\_

Comment: \_\_\_\_\_

---

---

---

---

Signature \_\_\_\_\_

Address \_\_\_\_\_

---

Volume No. \_\_\_\_\_

Section No. \_\_\_\_\_

Page No. \_\_\_\_\_

Comment: \_\_\_\_\_

---

---

---

---

Signature \_\_\_\_\_

Address \_\_\_\_\_

---

Volume No. \_\_\_\_\_

Section No. \_\_\_\_\_

Page No. \_\_\_\_\_

Comment: \_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

Signature \_\_\_\_\_

Address \_\_\_\_\_

\_\_\_\_\_

Volume No. \_\_\_\_\_

Section No. \_\_\_\_\_

Page No. \_\_\_\_\_

Comment: \_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

Signature \_\_\_\_\_

Address \_\_\_\_\_

\_\_\_\_\_

Volume No. \_\_\_\_\_

Section No. \_\_\_\_\_

Page No. \_\_\_\_\_

Comment: \_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

Signature \_\_\_\_\_

Address \_\_\_\_\_

\_\_\_\_\_