Laboratory Maintenance Instruction for LTE

Volume V

Programmable Test Controller

NASA-CR-124292) LABORATORY MAINTENANCE INSTRUCTIONS. SATURN 5 LAUNCH VEHICLE DIGITAL COMPUTER AND LAUNCH VEHICLE DATA ADAPTER TEST EQUIPMENT. (International Business Machines Corp.) 1041 p

N73-73588

Unclas 00/99 17975

Federal Systems Division Owego, New York **Laboratory Maintenance Instructions**

SATURN V LAUNCH VEHICLE DIGITAL COMPUTER AND LAUNCH VEHICLE DATA ADAPTER TEST EQUIPMENT

International Business Machines Corporation

Contract NAS 8-11561

VOLUME V

Programmable Test Controller (IBM Part No. 6900900)

LIST OF EFFECTIVE PAGES

TOTAL NUMBER OF PAGES IN VOLUME V OF THIS PUBLICATION IS 1034 CONSISTING OF THE FOLLOWING:

Page No.	Issue
Title	Original
A	Original
i thru ii	Original
i thru ii	Original
1-18 Blank	Original
2-1 thru 2-112	Original
3-1 thru 3-26	Original
4-1 thru 4-8	Original
5-1	Original
5-2 Blank	Original
6-1 thru 6-7	Original
6-8 Blank	Original
7-1 thru 7-534	Original
8-1 thru 8-3	Original
8-4 Blank	Original
9-1 thru 9-29	Original
9-30 Blank	Original
10-1 thru 10-191 .	Original
10-192 Blank	Original
Logic Symbols	
1 thru 8	Original
Glossary	
1 tḥru 84	Original
Index	
1 thru 3	
4 Blank	Original

*The asterisk indicates pages changed, added, or deleted by the current change.

TABLE OF CONTENTS

Section		Title	Page
	LIST	OF RELATED MANUALS	xi
I	INTRO	DDUCTION AND DESCRIPTION	V-1-1
	1-1.	Scope	V-1-1
	1-3.	Introduction	V-1-1
	1-4.	Purpose of This Volume	V-1-1
	1-13.	Purpose of The PTC	V-1-2
	1-15.	Description	V-1-2
	1-16.	Basic Construction	V-1-2
	1-21.	Major Assemblies	V-1-2
٠	1-42.	Electrical, Mechanical, and Environmental Characteristics	V-1-16
II		RY OF OPERATION	V-2-1
	2-1.	<u>Scope</u>	V-2-1
	2-6.	Power Distribution	V-2-2
	2-7.	AC Power Distribution	V-2-2
	2-12.	DC Power Distribution	V-2-3
*	2-18.	Subsidiary Circuits	V-2-5
	2-20.	Exclusive OR Comparators	V-2-5
	2-24.	Binary Counters	V-2-5
	2-27.	Parity Detectors	V-2-6
	2-30.	Indicator Lamp Circuits	V-2-7
	2-34.	PTC Timing	V-2-8
•	2-44.	Central Processor	V-2-10
	2-46. 2-97.	Central Processor Organization	V-2-10
		Circuits	V-2-19
	2-154.	Data Control Element Logic Circuits	V-2-55
		Program Control Element Logic Circuits	V-2-57
	2-190.	Arithmetic Element Logic Circuits	V-2-62
	2-216.	External Control Logic Circuits	V-2-68
	2-225.	Memory Loader/Data Display	V-2-70
		Memory Load - Memory Verify	V-2-71
	2-250.	Data Display	V-2-75
		Memory Loader/Data Display Circuit Description	V-2-76
		Error Test and Error Reset Circuits	V-2-87
		Input/Output Processor	V-2-90
		Printer Logic	V-2-90
		Typewriter Logic	V-2-97
	2-351.	Digital Data Plotter	V-2-109
	2-357.	Input Serializer	V-2-111
	2-360.	Discrete Output and Display Register	V-2-111
***		Program Control Mode Display Register	V-2-112
III		FACE AND CONTROLS	V-3-1
	3-1.	<u>Scope</u>	V-3-1
	3-3.	Interface	V-3-1
	3-4.	Interface with LVDAME	V-3-1
	3-6.	Interface with 1443 Printer	V-3-1

VOLUME V

TABLE OF CONTENTS (cont)

Section		Title	Page
III (cont)	3-8. 3∸10.	Interface with Typewriter	V-3-2 V-3-2
IV	TEST	EQUIPMENT AND SPECIAL TOOLS	V-4-1
	4-1.	Scope	V-4-1
	4-3.	Test Equipment	V-4-1
	4-4.	Standard Test Equipment	V-4-1
	4-6.	Special Test Equipment	V-4-1
	4-8.	Special Tools	V-4-1
v .	PREP	ARATION FOR USE, STORAGE AND SHIPMENT	V-5-1
	5-1.	Scope	V-5-1
	5-3.	Preparation for Use	V-5-1
	5-4.	Unpacking	V-5-1
	5-6.	Assembly	V-5-1
•	5-8.	Inspection	V-5-1
	5-10.	Installation	V-5-1
	5-12.	Tests	V-5-1
	5-14.	Preparation for Storage	V-5-1
	5-16.	Preparation for Shipment	V-5-1
VI	PREV	ENTIVE MAINTENANCE	V-6-1
	6-1.	Scope	V-6-1
	6-3.	Inspection	V-6-1
	6-5.	Preventive Maintenance	V-6-1
VII	CALIE	BRATION	V-7-1
	7-1.	Scope	V-7-1
	7-3.	Calibration Interval	V-7-1
	7-6.	Special Test Equipment Required for Calibration	V-7-1
	7-8.	General Calibration Procedures	V-7-1
	7-11.	Abbreviations Used In Calibration Procedures	V-7-1
	7-13.	Power Checks and Adjustments	V-7-2
	7-15.	Logic Adjustments and Checks	V-7-2
٠.	7-17.	Timing Adjustments	V-7-2
	7-20.	Tape Reader Controls and PTC and Printer	
		Timing Checks	V-7-2
	7-22.	Memory Loader Automatic Checks	V-7-2
	7-24.	Memory Loader Manual Checks	V-7-3
	7-26.	Data Display Checks	V-7-3
	7-28.	Central Processor Manual Checks	V-7-3
	7-30.	Central Processor Memory Automatic Checks	V-7-3
	7-32.	and the contract of the contra	V-7-3

TABLE OF CONTENTS (cont)

Section	n Title	
VIII	TROUBLE ISOLATION	V-8-1
	8-1. Scope	V-8-1
	8-3. Basic Trouble Shooting Procedure	.V-8-1
	8-4. Analysis	V-8-1
	8-7. Probing Gate Assemblies	V-8-1
	8-10. Trouble Shooting SMS Cards	V-8-3
IX	REPAIR	V-9-1
•	9-1. Scope	V-9-1
	9-3. Replaceable Assemblies and Parts	V-9-1
	9-5. Repair Techniques	V-9-1
	9-7. Pushbutton Switch Assemblies	V-9-2
	9-10. Wrapped Connections	V-9-14
	9-18. Crimped Connections	V-9-18
	9-25. Soldered Connections	V-9-20
	9-44. SMS Card Replacement	V-9-24
	9-49. SMS Card Repair	V-9-25
	9-61. Exterior Surface Coatings	V-9-27
	9-63. Repainting Techniques	V-9-28
x	DIAGRAMS	V-10-1
•	10-1. Scope	V-10-1
	10-4. Drawing References	V-10-2
	10-8. Second Level Logic Diagrams	V-10-3
	10-13. Automated Logic Diagrams (ALD's)	V-10-9
	10-23. Circuit Card Location Charts	V-10-10
	10-25. Edge Connector Lists	V-10-10
	10-27. Assembly Drawings	V-10-10
	Logic Symbols	

LIST OF ILLUSTRATIONS

Figure	Title	Page
1-1	Programmable Test Controller	xii
1-2	Numbering System for Module Assemblies	V-1-3
1-3	PTC Assembly Locations (2 Sheets)	V - 1 - 4
1-4	PTC Assemblies (5 Sheets)	V-1-6
1-5	Gate Assembly Movement	V-1-11
1-6	Typical Gate Assembly, Card Side	V-1-11
1-7 1-8	SMS Printed Circuit Card and Single-Position Receptacle SMS Printed Circuit Card Inserted in Eight-Position	V-1-12
1-0	Receptacle	V-1-13
1-9	Typical Gate Assembly, Wiring Side	V-1-13 V-1-14
1-10	Typical Voltage Distribution Assembly	V-1-14 V-1-15
1-10	Electrical, Mechanical and Environmental	V-1-13
1-11	Characteristics (2 Sheets)	V-1-16
0 1	m is 1 per la company and a Giornia	** 0 0
2-1	Typical Exclusive OR Comparator Circuit	V-2-6
2-2	Typical Binary Counter	V-2-6
2-3 2-4	Typical Parity Detector	V-2-7 V-2-9
2-4 2-5	PTC Timing Gates	V-2-9 V-2-10
2-5 2-6	Bit Gate Generator Timing	V-2-10 V-2-18
2-0	Data Word Layout	V-2-16 V-2-19
2-1	Operation Code Map	V-2-19 V-2-20
2-8	Selecting An Instruction	V-2-20 V-2-21
2-10	List of Instructions (3 Sheets)	V-2-21 V-2-22
2-10	PTC Internal CIO Operations (2 Sheets)	V-2-25
2-12	Operand Address Layout	V-2-27
2-13	Memory Element Block Diagram	V-2-27
2-14	Ferrite Core Characteristics	V-2-28
2-15	6x 6 Core Plane	V-2-29
2-16	Memory Sense Winding and Interconnection Block	
	Diagram	V-2-30
2-17	Core Array Windings	V - 2 - 31
2-18	Physical Layout of PTC Memory Array	V - 2 - 32
2-19	Memory Inhibit Winding and Interconnection Block	** 0 00
0 00	Diagram	V-2-33
2-20	Memory Module Block Diagram	V-2-35 V-2-37
2-21	Memory Array Diode Jumper Schematic (2 Sheets)	
2-22	Memory Timing	V-2-41
2-23	Central Processor Phase A Memory Timing	V-2-42
2-24	Central Processor Phase B Memory Timing	V-2-43 V-2-44
2-25	Central Processor Phase C Memory Timing	
2-26	Central Processor Memory Block Diagram	V-2-46 V-2-47
2-27	Address Decoding and Drive Current Regulation	
2-28 2-29	Logical Layout of Memory Drive Lines	V-2-49 V-2-51
2-29	Core Selection for Location 00 During Read and Write Inhibit Winding and Driver	V-2-51 V-2-52
2-30		V-2-52 V-2-53
2-31	Memory Sense Amplifier and Winding	V-2-53 V-2-54
2-32	Typical Memory Buffer Latch	V-2-54 V-2-56
2-34	HOP Saver Serializer Outputs	V-2-50 V-2-60

Volume V

Figure	Title	Page
2-35	Accumulator Register Timing	V-2-63
2-36	A/S Circuit, Simplified	V-2-65
2-37	A/S Circuit Truth Table	V-2-66
2-38	Forced Addresses Caused by Interrupts	V-2-70
2-39	Memory Load and Verify Tape Format	V-2-72
2-40	Tape Reader Timing and Control Circuits	V-2-77
2-41	Tape Reader Clock Pulse Timing	V-2-79
2-42	Tape Reader Character Bit Generator Timing	V-2-80
2-43	Tape Reader Register Parity Detector	V-2-82
2-44	Tape Reader Serializer Outputs	V-2-83
2-45	Canial Danity Empan Detector	V-2-85
2-45	Serial Parity Error Detector	V-2-85
	Cycle Generator	
2-47	Sector-Syllable-Module Shift Register	V-2-88
2-48	Data Display Shift Register	V-2-91
2-49	Printer Controls Block Diagram	V-2-92
2-50	Printer Character Coding	V-2-94
2-51	Printer Carriage Control Codes	V-2-96
2-52	Typewriter Controls Block Diagram	V-2-98
2-53	Typewriter Character Coding (4 Sheets)	V-2-99
2-54	Typewriter Control, Timing Chart	V-2-103
2-55	Typewriter Print, Timing Chart (2 Sheets)	V-2-104
2-56	Selection and Tilt-Rotate Schedule (3 Sheets)	V-2-107
2-57	Plotter Block Diagram	V-2-110
2-58	Input Serializer, Block Diagram	V-2-111
2-59	Discrete Output and Display Register, Block Diagram	V-2-112
2-60	Program Control Mode, Block Diagram	V-2-112
3-1	PTC-LVDAME Interface Panel	V-3-1
3-2	PTC-1443 Printer Interface Panel	V-3-2
3-3	Tape Reader and Mode Control Panel	V-3-2
3-4	C. E. Panel	V-3-3
3-5	Memory Load and Data Display Panel	V-3-4
3-6	Processor Display Panel	V-3-5
3-7	Controls and Indicators (17 Sheets)	V-3-6
3-1	Controls and indicators (1) bileets)	V-0-0
4-1	Recommended Standard Test Standard	V-4-1
4-2	List of Recommended Special Tools	V-4-2
4-3	Recommended Special Tools	V-4-5
6-1	PTC General Preventive Maintenance	V-6-2
6-2	Plotter Assembly (01A1) Preventive Maintenance	V-6-3
6-3	Tape Reader Assembly (03A2) Preventive	, , ,
0-0	Maintenance	V-6-4
6-4	Tape Spooler Assembly (03A3) Preventive	
0-4	Maintenance	V-6-6
6-5	Power Supplies (Trygon) Preventive Maintenance	V-6-7
U- 0	rower supplies (11980m) Freventive maintenance	V -U-1
7-1	Preliminary Cable Connection	V-7-6
7-2	Power Checks (15 Sheets)	V - 7 - 7
7-3	Timing Adjustments (16 Sheets)	V-7-22

Figure	Title	Page
7-4	1270 NSEC Delay Card	V-7-38
7-5	Tape Reader Controls and PTC and Printer-Timing	
- ^	Checks (14 Sheets)	V-7-39
7-6	Memory Loader Automatic Checks (14 Sheets)	V-7-53
7-7	Memory Loader Manual Checks (20 Sheets)	V-7-67
7-8	Data Display Checks (15 Sheets)	V-7-87
7-9	Central Processor Manual Checks (56 Sheets)	V-7-102
7-10	Central Processor Memory Automatic Checks (8 Sheets)	V-7-158
7-11 7-12	Self-Test Program Checks (22 Sheets) PTC ADAPT Self-Test Program Flow Diagram	V-7-166
	(62 Sheets)	V-7-188
7-13 7-14	PTC ADAPT Self-Test Program (171 Sheets) PTC ADAPT Self-Test Program Symbolic Table	V-7-250
7-15	(49 Sheets)	V-7-421
	Contents (64 Sheets)	V-7-470
7-16	PTC ADAPT Self-Test Program Column Information	V-7-534
8-1	SMS Card Location and Pin Arrangement in Gate	
	Assemblies	V-8-2
9-1	PTC Replaceable Assemblies (2 Sheets)	V-9-3
9-2	Repairable Printed Circuit Board (SMS Card) Assemblies	V-9-5
9-3	Power Supply Assembly (01B4) Replaceable Parts	V-9-5
9-4	Interlock and Filter Box Assembly (01B5)	^ -
	Replaceable Parts	V-9-5
9-5	Resonator Supply Assembly (01B6) Replaceable Parts	V-9-6
9-6	Power Supply Assembly (01B7) Replaceable Parts	V-9-6
9-7	Power Supply Assembly (01B8) Replaceable Parts	V-9-6
9-8	Memory Load and Data Display Panel Assembly (02A1)	V-9-7
9-9	Replaceable Parts (2 Sheets)	
9-10	(2 Sheets)	V-9-9
9-10	Tape Reader Control Panel Assembly (03A1)	V-9-11
9-11	Replaceable Parts	V-9-11 V-9-12
9-11	Vendor Code Cross-Reference	V-9-12 V-9-13
9-13	Pushbutton Switch Assembly	V-9-13 V-9-13
9-14	Wrapped Connection	V-9-14
9-15	Recommended Wrapping Tools	V-9-14
9-16	Wrapping Tool Assembly	V-9-15
9-17	Wrapping Procedure	V-9-16
9-18	Wrap Spacing	V-9-17
9-19	Unwrap Tool	V-9-17
9-20	Crimped Connection, Cross Section	V-9-18
9-21	Recommended Crimping Tools	V-9-19
9-22	Slip-on Connector Terminal	V-9-19
9-23	Recommended Soldering Tools	V-9-21
9-24	Terminal Connections	V-9-22

Volume V

Figure	Title	Page
9-25 9-26	Axial Lead Connection	V-9-22 V-9-23
9-27	Defective Soldered Connections	V-9-23
9-28	Stress Applied to Component Leads	V-9-26
9-29	Component Removal	V-9-26
9-30	Recommended Repainting Materials	V-9-29
10-1	PTC Automated Logic Diagrams (3 Sheets)	V-10-1
10-2	PTC Circuit Card Location Charts	V-10-7
10-3	PTC Edge Connector Lists	V-10-8
10-4	Signal Interface List (52 Sheets)	V-10-11
10-5	Typical Logic Page	V-10-63
10-6	Typical Logic Block	V-10-64
10-7	Filter and Interlock Box Assembly (01B5) Electrical Schematic Diagram (LN 00.03.10.0)	V-10-65
10-8	Relay Gate Assembly (03A5) Electrical Schematic Diagram (LN 00.03.20.0 and LN 00.03.20.1)	
10-9	(2 Sheets)	V-10-66
10-10	(LN 00.03.30.0)	V-10-68
10-11	(LN 00.03.40.0)	V-10-69
	(LN 00.03.50.0)	V-10-70
10-12	DC Power Distribution (02 and 03 Frames) Diagram (LN 00.03.60.0, LN 00.03.60.1, LN 00.03.60.2	V-10-71
10-13	and LN 00.03.60.3) (4 Sheets)	A-10-11
	(4 Sheets)	V-10-75
10-14	AC Power Control Signal Flow Diagram (LN 00.03.70.4)	V-10-79
10-15	Chassis Ground System Flow Diagram (LN 00.03.71.0)	V-10-80
10-16	Bus Bar System Flow Diagram (LN 00.03.72.0)	V-10-81
10-17	+30 VDC System Flow Diagram (LN 00.03.73.0)	V-10-82
10-18	+12 VDC System Flow Diagram (LN 00, 03, 74, 0)	V-10-83
10-19	-12 VDC System Flow Diagram (LN 00.03.75.0)	V-10-84
10-20	-28 VDC System Flow Diagram (LN 00.03.76.0)	V-10-85
10-21	-48, -20, and -6 VDC System Flow	V-10-86
10-22	Relay Cross Reference List	V-10-87
10-23	Tape Reader Control Panel Assembly (03A1) Electrical Schematic Diagram (LN 00.04.01.0 and	
	LN 00.04.01.1) (2 Sheets)	V-10-88
10-24	C. E. Panel Assembly (03A4) Electrical Schematic	
	Diagram (LN 00.04.05.0, LN 00.04.05.1 and LN 00.04.05.2) (3 Sheets)	V-10-90
10-25	Memory Load and Data Display Panel Assembly (02A1) Electrical Schematic Diagram	
	(LN 00.04.10.0, LN 00.04.10.1,	4
	LN 00.04.10.2 and LN 00.04.10.3) (4 Sheets)	V-10-93

Figure	Title	Page
10-26	Processor Display Panel Assembly (02A2) Electrical Schematic Diagram (LN 00.04.15.0 through	
	LN 00.04.15.4) (5 Sheets)	V-10-97
10-27	Memory AC-DC Power Diagram (LN 00.04.20.1	
	and 00.04.20.0) (3 Sheets)	V-10-102
10-28	PTC Second Level Logic Diagrams (72 Sheets)	V-10-105
10-29	Power Supply Assembly (01B4) Assembly Drawing	V-10-177
10-30	Filter and Interlock Box Assembly (01B5) Assembly	•
	Drawing	V-10-178
10-31	Resonator Supply Assembly (01B6) Assembly	
	Drawing	V-10-179
10-32	Power Supply Assembly (01B7) Assembly Drawing	V-10-180
10-33	Power Supply Assembly (01B8) Assembly Drawing	V-10-181
10-34	Memory Load and Data Display Panel Assembly	
	(02A1) Assembly Drawing (2 Sheets)	V-10-182
10-35	Processor Display Panel Assembly (02A2) Assembly	
	Drawing (2 Sheets)	V-10-184
10-36	Tape Reader Control Panel Assembly (03A1)	
	Assembly Drawing	V-10-186
10-37	C. E. Panel Assembly (03A4) Assembly Drawing	
	(2 Sheets)	V-10-187
10-38	Inhibit Current Control Printed Circuit Board	
	Assembly (6900227)	V-10-189
10-39	SDTDL 2.048 MC Oscillator Printed Circuit Board	
•	Assembly (6901352) (2 Sheets)	V-10-190

LIST OF RELATED MANUALS

Equipment	Manufacturer	Manual Title
Platter Assembly Model 565	California Computer Products Incorporated	Instruction Manual for Digital Incremental Platter, Model 565
Power Supply Model M36-5-0V	Trygon Electronics, Inc.	Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M36-5-0V
Power Supply Model M15-10-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M15-10-0V
Power Supply Model M36-10A-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M36-10A-0V
Power Supply Model M15-30A-0V		Trygon Electronics, Inc. Instruction and Maintenance Manual, Model M15-30A-0V
Automated Logic Diagrams	IBM Corporation	Saturn V LTE-Programmable Test Controller Automated, Logic Diagrams




Figure 1-1. Programmable Test Controller

SECTION I

INTRODUCTION AND DESCRIPTION

1-1. SCOPE.

1-2. This section outlines the contents of this volume and specifies related publications and documents. This section also presents a general physical description of the Programmable Test Controller and its major component assemblies.

1-3. INTRODUCTION.

- 1-4. PURPOSE OF THIS VOLUME.
- 1-5. This volume of the manual provides operating and maintenance instructions for the Saturn V Programmable Test Controller (PTC), IBM part number 6900900, shown on figure 1-1. The PTC is manufactured by the International Business Machines Corporation, Federal Systems Division, Rockville, Maryland.
- 1-6. CONTENTS. This volume is composed of ten sections as follows:

Section I Introduction and Description

Section Π Theory of Operation

Section III Interface and Controls

Section IV Test Equipment and Special Tools

Section V Preparation for Use, Storage and Shipment

Section VI Preventive Maintenance

Section VII Calibration

Section IX Repair

Section X Diagrams

At the beginning of each section a paragraph labeled <u>SCOPE</u> describes the contents of the section and relates the contents of the section to applicable contents of other sections.

1-7. A glossary and index are located at the back of the volume. The glossary lists signal names and acronyms in alphabetical order. (Standard abbreviations in this volume conform with military standard MIL-STD-12B.) The topical index indicates the page or pages on which the discussion of a topic begins.

- 1-8. RELATED MANUALS. Maintenance information for PTC assemblies not built or modified by the Federal Systems Division is not included in this volume. This information is contained in the commercial manuals supplied with this volume. The List of Related Manuals in the front of this volume lists the titles and source of supply for these manuals.
- 1-9. Four copies of PTC Automated Logic Diagrams (ALD's) are also supplied by the IBM Corporation; the title of the books containing these diagrams is included in the List of Related Manuals.
- 1-10. LOGIC SYMBOLS. The logic symbols used in this volume and on the ALD's are defined in the table of logic symbols. A discussion of the physical layout and interpretation of the ALD's is included in Section X.
- 1-11. PART SYMBOLS. Symbols for standard electrical and electronic parts conform with military standard MIL-STD-15-1.
- 1-12. REFERENCE DESIGNATIONS. Reference designations for standard electrical and electronic parts conform with military standard MIL-STD-16B.
- 1-13. PURPOSE OF THE PTC.
- 1-14. The purpose of the PTC is to evaluate the Launch Vehicle Digital Computer and/or the Launch Vehicle Data Adapter by either the ADAPT or the ASTEC laboratory test equipments. (Refer to Volume I for the ADAPT and ASTEC descriptions.)
- 1-15. DESCRIPTION.
- 1-16. BASIC CONSTRUCTION.
- 1-17. The PTC is composed of three frames (01, 02, and 03, right to left on figure 1-1). Frames 02 and 03 are secured together by tie blocks and screws to form a unit approximately 58 inches long, 31 inches deep and 60 inches high that weighs approximately 1700 pounds. Frame 01 is not mechanically secured to frames 02 and 03. Frame 01 is approximately 30 inches wide, 31 inches deep and 60 inches high and weighs approximately 800 pounds. All three frames are further divided into modules. The upper module in each of these frames is designated module A; the lower module is designated module B.
- 1-18. Each module is composed primarily of hinged or slide mounted assemblies that can be pulled out from the frame to facilitate servicing the PTC. The side covers of each module can be removed to facilitate servicing assemblies that are fixed to the PTC frames.
- 1-19. Filtered openings at the base of the PTC permit the intake of cooling air. The cooling air is circulated through the PTC by fans and expelled through screened openings in the top of the PTC.
- 1-20. Casters at the bottom of each frame facilitate moving the PTC.
- 1-21. MAJOR ASSEMBLIES.
- 1-22. Each PTC assembly has a reference designation which identifies its location in the PTC. Each major assembly is referenced by a four-character designation that

identifies the frame (01, 02, or 03), module (A or B), and module assembly number (1 through 8) of the assembly. For example, the reference designation for assembly 1 in module A of frame 02 is 02A1.

- 1-23. The assignment of numbers for assemblies in a typical module B is shown on figure 1-2. A movable assembly in position 1, 2, 3, or 4 opens to the front of the module; a movable assembly in position 5, 6, 7, or 8 opens to the rear of the module.
- 1-24. The location of each major PTC assembly is shown on figure 1-3. The assembly name and reference designation for each assembly is shown in the legend for figure 1-3.
- 1-25. A brief description of each assembly shown on figure 1-3 is given in figure 1-4.
- 1-26. GATE ASSEMBLIES. The swinging gate assemblies contain the many printed circuit board assemblies that constitute the PTC logic circuitry. The gate assemblies and printed circuit board assemblies are discussed in detail in the following paragraphs.
- 1-27. <u>Mechanical Features of the Gate Assemblies</u>. The gate assemblies are hinged as shown on figure 1-5. Gate assemblies in B modules swing up to open.
- 1-28. Figure 1-6 illustrates a module B gate assembly in its fully extended position. The gate assembly is extended from the frame by pulling handle 2 toward handle 1 (to release the holding mechanism shown on figure 1-9) and pulling the gate assembly to the desired position in its arc; the gate assembly is stopped in its arc when handle 2 is released.
- 1-29. Access to the gate assembly handles is gained by rotating the cover plate away from the gate assembly. Cover plates for gate assemblies in B modules must be turned down, as shown on figure 1-6. The cover plate cannot be returned to its normal position until the gate assembly is returned into the frame. The latch engages the striker plate to hold the gate assembly in the frame.
- 1-30. As indicated on figure 1-6, a fan is mounted on the gate assembly to force cooling air over the logic circuits on the printed circuit board assemblies. The fans for module B gate assemblies are mounted on the bottom of the gate assemblies.






Figure 1-2. Numbering System for Module Assemblies



Legend for Figure 1-3

Index Number	Assembly Name and Reference Designation
1.	Tape Reader Control Panel Assembly 03A1
2.	Tape Reader Assembly 03A2
3.	C. E. Panel Assembly 03A4
4.	Memory Load and Data Display Panel Assembly 02A1
5. .	Processor Panel Assembly 02A2
6.	Plotter 01A1
7.	-48 VDC and -12 VDC Power Supply 01B4
8.	Gate Assembly 01B3
9.	Gate Assembly 01B2
10.	Gate Assembly 01B1
11.	Gate Assembly 02B4
12.	Gate Assembly 02B3
13.	Gate Assembly 02B2
14.	Gate Assembly 02B1
15.	Gate Assembly 03B4
16.	Gate Assembly 03B3
17.	Gate Assembly 03B2
18.	Gate Assembly 03B1
19.	Tape Spooler Assembly 03A3

Figure 1-3. PTC Assembly Locations (Sheet 1 of 2)



Legend for Figure 1-3 (cont)

Index Number	Assembly Name and Reference Designation	
20.	Memory Array 02A4	
21.	Memory Array 02A5	
22.	Sense Cards Frame Assembly 02A6	
23.	Relay Gate Assembly 03A5	
24.	+30 VDC Power Supply 03A7	
25.	+30 VDC Power Supply 03A6	
26.	+12 VDC Power Supply 03A8	
27.	+12 VDC Power Supply 03A9	
28.	-28 VDC Power Supply 03A10	
29.	Spare Gate 03B8	
30.	Gate Assembly 03B7	
31.	Gate Assembly 03B6	
32.	Gate Assembly 03B5	
33.	-12 VDC Power Supply 03A11	
34.	Gate Assembly 02B8	
35.	Gate Assembly 02B7	
36.	Gate Assembly 02B6	
37.	Gate Assembly 02B5	
38.	-12 VDC and +30 VDC Power Supply 01B8	
39.	-6 VDC and +12 VDC Power Supply 01B7	
40.	Resonator Supply 01B6	
41.	Interlock and Filter Box Assembly 01B5	

Figure 1-3. PTC Assembly Locations (Sheet 2)

		· · · · · · · · · · · · · · · · · · ·						
Description	Provides a means of plotting digital data by plotting one variable against another. See maintenance instructions for this item. (Refer to list of related manuals.)	Hinged on top. Contains typewriter logic circuits.	Hinged on top. Contains plotter logic circuits.	Hinged on top. Contains printer logic circuits.	Hinged on top. Contains power supplies 473390 and 477250. Provides -48 VDC to the typewriter and -12 VDC to PTC logic circuits.	Hinged on top.	Hinged on top. Contains power supplies 473400 and 477210. Provides -20 VDC to the printer and -6 VDC to PTC logic circuits.	Hinged on top. Contains power supplies 473390 and 473410. Provides -6 VDC and +12 VDC for PTC logic circuits.
Manufacturer	California Computer Products Inc.	IBM Corp.	IBM Corp.	IBM Corp.	IBM Corp.	IBM Corp.	IBM Corp.	IBM Corp.
Part Number or Manufacturers Designation	Model 565 (IBM Part Number 6900170)	6900720	6900730	0080069	6900740	6900540	6900810	6900790
Name	Plotter Assembly	Gate Assembly	Gate Assembly	Gate Assembly	Power Supply	Interlock and Filter Box Assembly	Resonator Supply	Power Supply
Index Number (Figure 1-3)	9.	10	o	οο ·	L-	41	40	36
Reference Designation	01A1	01B1	01B2	01B3	01B4	01B5	01B6	01B7

Figure 1-4. PTC Assemblies (Sheet 1 of 5)

Description	Hinged on top. Contains power supplies 473380 and 473520. Provides -12 VDC and +30 VDC for PTC logic circuits.	Hinged on left side. Contains controls and indicators required during processor memory loading and verification. (Refer to figure 3-7 for the description of each control and indicator on this panel.)	Hinged on right side. Contains controls and indicators required for controlling and verifying processor operation. (Refer to figure 3-7 for the description of each control and indicator on this panel.)	Inside rear cabinet door. Contains a 4096 word memory module.	Inside rear cabinet door. Contains a 4096 word memory module.	Inside rear cabinet door. Contains processor memory logic circuits.	Hinged on top. Contains processor memory logic circuits.	Hinged on top. Contains processor timing generator and accumulator logic circuits.
Manufacturer	IBM Corp.	IBM Corp.	IBM Corp.	IBM Corp.	IBM Corp.	IBM Corp.	IBM Corp.	IBM Corp.
Part Number or Manufacturers Designation	6900780	6900830	6900840	6900634	6900633	6090069	6900850	0980069
Name	Power Supply	Memory Load and Data Display Panel Assembly	Processor Panel Assembly	Memory Array	Memory Array	Sense Cards Frame Assembly	Gate Assembly	Gate Assembly
Index Number (Figure 1-3)	38	4	ro.	20	21	22	. 14	13 Gate Assemb
Reference Designation	01B8	02A1	02 A 2	02A4	02A5	02A6	02B1	02B2

Description	Hinged on top. Contains processor transfer register, OP codes and address register logic circuits.	Hinged on top. Contains processor CIO decoding logic circuits.	Hinged on top. Contains processor logic circuits.				Hinged on left side. Mounted on slide mounted rack with assemblies 03A2 and 03A3. Contains controls and indicators for the tape reader and tape spooler. (Refer to figure 3-7 for the description of each control and indicator on this panel.)	Mounted on slide mounted rack with assemblies 03A1 and 03A3. See maintenance instructions for this item. (Refer to list of related manuals.)	Mounted on slide mounted rack with assemblies 03A1 and 03A2. See maintenance instructions for this item. (Refer to list of related manuals.)
Manufacturer	IBM Corp.	IBM Corp.	IBM Corp.				IBM Corp.	Rheem Electronic Corp.	Rheem Electronic Corp.
Part Number or Manufacturers Designation	6900870	0880069	6900280				6900470	Model RR-1002B	Model RS-500A
Name	Gate Assembly	Gate Assembly	Gate Assembly	Unused	Unused	Unused	Tape Reader Control Panel Assembly	Tape Reader Assembly	Tape Spooler Assembly
Index Number (Figure 1-3)	12	11	37	36	35	34		જા .	19
Reference Designation	02B3	02B4	02B5	02B6	02B7	02B8	03A1	03A2	03A3

Figure 1-4. PTC Assemblies (Sheet 3)

Description	Located behind panel door. Contains controls, indicators and test points required for trouble shooting the PTC. (Refer to figure 3-7 for the description of each control and indicator on this panel.)	Hinged on bottom. Contains voltage sequencing relays used during power-up and power-down operations.	Provides +30 VDC for PTC circuits. See maintenance instructions for this item. (Refer to list of related manuals.)	Provides +30 VDC for PTC circuits. See maintenance instructions for this item. (Refer to list of related manuals.)	Provides +12 VDC for PTC circuits. See maintenance instructions for this item. (Refer to list of related manuals.)	Provides +12 VDC for PTC circuits. See maintenance instructions for this item. (Refer to list of related manuals.)	Provides -28 VDC for PTC circuits. See maintenance instructions for this item. (Refer to list of related manuals.)
Manufacturer	IBM Corp.	IBM Corp.	Trygon Electronic Inc.	Trygon Electronic Inc.	Trygon Electronic Inc.	Trygon Electronic Inc.	Trygon Electronic Inc.
Part Number or Manufacturers Designation	6900650	0990069	Model M36-5-0V (IBM Part Number 6900542)	Model M36-5-0V (IBM Part Number 6900542)	Model M15-10-0V (IBM Part Number 6900524)	Model M15-10-0V (IBM Part Number 6900524)	Model M36-10A-0V (IBM Part Number 6900525)
Name	C. E. Panel Assembly	Gate Assembly	Power Supply	Power Supply	Power Supply	Power Supply	Power Supply
Index Number (Figure 1-3)	ි.	. 53	25	24	. 26	27	58
Reference Designation	03.84	03A5	03A6	03A7	03A8	03A9	03A10

Figure 1-4. PTC Assemblies (Sheet 4)

Description	Provides -12 VDC for PTC circuits. See maintenance instructions for this item. (Refer to list of related manuals.)	Hinged on top. (Spare gate assembly)	Hinged on top. Contains address and OP code logic circuits.	Hinged on top. Contains sector, syllable, and module logic circuits.	Hinged on top. Contains lamp driver logic circuits.	Hinged on top. Contains tape reader register logic circuits.	Hinged on top. Contains tape reader and timing control logic circuits.	Hinged on top. Contains tape reader parity and serializer logic circuits.	Hinged on top. (Spare gate assembly)		
Manufacturer	Trygon Electronic Inc.	IBM Corp.	IBM Corp.	IBM Corp.	IBM Corp.	IBM Corp.	IBM Corp.	IBM Corp.	IBM Corp.		
Part Number or Manufacturers Designation	Model M15-30A-0V (IBM Part Number 6900541)		0890069	0690069	0680069	6900670	02000770	6900760	6900750		
Name	Power Supply	Gate Assembly	Gate Assembly	Gate Assembly	Gate Assembly	Gate Assembly	Gate Assembly	Gate Assembly	Gate Assembly		
Index Number (Figure 1-3)	33	18	17	16	15	32	31	30	29		
Reference Designation	03A11	03B1	03B2	03B3	03B4	03B5	03B6	03B7	03B8		

Figure 1-4. PTC Assemblies (Sheet 5)




Figure 1-5. Gate Assembly Movement




Figure 1-6. Typical Gate Assembly, Card Side

- 1-31. Each gate assembly contains 156 card sockets arranged in six columns and 26 rows. These sockets are the receptacles for the printed circuit board assemblies. Normally, the sockets in rows 1 and 2 of gate assemblies in the B modules are used for cable connectors. The cables that plug into these sockets are called edge connectors, since they make their connections at the edges of the gate assemblies.
- 1-32. Standard Modular System (SMS) Logic Cards. The logic circuits in the PTC are contained on printed circuit board assemblies called IBM Standard Modular System (SMS) cards. These pluggable printed circuit cards contain all the components and printed wiring necessary for a particular electronic function. A special program cap on some SMS printed circuit cards gives additional flexibility to this form of packaging, and reduces the number of cards required for field servicing. Each card is identified by a four-character card type code and a six- or seven-digit IBM part number. (See figure 1-7.)
- 1-33. The SMS single card, the kind used in the PTC, is made of an epoxy paper laminate material; it is approximately 1/16 inch thick, 4-1/2 inches long, and 2-1/2 inches wide. All of the electronic components and the program cap, if used, are mounted on the front side of the SMS card form. Connections to the components and program cap are made on the back side of the SMS card form by printed wiring patterns that terminate at contacts at the bottom of the card. These contacts, labeled A through R, couple the signals and voltages to the circuit components when the card is inserted into its receptacle. The printed circuit wiring (land pattern) depends on the type of circuit on the card.




Figure 1-7. SMS Printed Circuit Card and Single-Position Receptacle

- 1-34. The program cap on the front of some SMS cards comprises two conductor rails which, in the pre-cut state, connect to tabs on the printed circuit land pattern. By cutting the program cap, various jumpering (cap) connections are made to the tabs to allow one SMS card to be used in several circuit configurations.
- 1-35. SMS Card Receptacles. The pluggable printed circuit cards are inserted into SMS card receptacles. The receptacles used in the PTC are the single-position type, shown on figure 1-7, and the eight-position type, which serves as a common receptacle for eight SMS cards, as shown on figure 1-8. Although the contacts are all in line on the card insertion side of the receptacle, they pass through the receptacle in a staggered arrangement. This arrangement allows additional room for wire-wrapping or soldering of wires to the terminal pins, as shown on figure 1-9.
- 1-36. Figure 1-9 shows how the pins of each SMS card (and receptacle) are identified, using an extension of the reference designation discussed previously.
- 1-37. <u>Voltage Distribution Assemblies</u>. Figure 1-9 also illustrates the standard position for a voltage distribution assembly in a module B gate assembly. A typical voltage distribution assembly is shown on figure 1-10.




Figure 1-8. SMS Printed Circuit Card Inserted in Eight-Position Receptacle




Figure 1-9. Typical Gate Assembly, Wiring Side




Figure 1-10. Typical Voltage Distribution Assembly

- 1-38. Each voltage distribution assembly contains a primary group of eight terminals and six secondary groups of eight terminals. Power is distributed within the assembly from the primary terminals to the secondary terminal of the same number; for example, power applied to the number 1 primary terminal is distributed to the eight number 1 secondary terminals of the voltage distribution assembly. Each secondary group of terminals transfers power to one row of SMS cards by jumpers from the secondary terminals are usually connected only to the pin of the nearest receptacle in which the voltage is used. From this first receptacle a voltage bus transmits the power to the pins of other receptacles in that row. Usually a voltage is restricted to pins of the same letter; for example, the K pin of most receptacles is connected to -6 VDC.
- 1-39. CONTROL PANELS. Each PTC control panel is divided into areas in which associated controls and indicators are mounted. The function of each group of controls and indicators is indicated by a prominent title in each area. Figure 3-8 (in Section III) lists and briefly describes all controls and indicators on these panels.
- 1-40. POWER SUPPLIES. Each of the six Trygon power supplies has been modified from the configurations shown in the maintenance manuals for these supplies. One modification is the replacement of the standard input plugs with plugs that fit the power supply receptacles in the PTC. The other modification is the removal of internal power supply jumpers to allow remote rather than local sensing of the power supply voltages.
- 1-41. Each power supply can provide an output that is current and/or voltage regulated. In the PTC, each current regulation circuit is disabled by placing the CURRENT potentiometer in the full clockwise position.
- 1-42. ELECTRICAL, MECHANICAL, AND ENVIRONMENTAL CHARACTERISTICS.
- 1-43. Figure 1-11 lists the salient electrical, mechanical, and environmental characteristics of the PTC.

Input Power	Phase: 3 phase; 5 wire; wye connected; phase sequence is ABC
	Frequency: 60 (±5) cycles/second.
	Voltage: 115 (± 11.5) VAC line-to-neutral (208 VAC line-to-line minimum)
	Current: 20 (minimum) to 30 (maximum) amperes/phase
Environment	Ambient Temperature: +60 +95 degrees Fahrenheit
	Relative Humidity: 10 to 80 percent

Figure 1-11. Electrical, Mechanical and Environmental Characteristics (Sheet 1 of 2)

Mechanical Packaging	Cabinet: Three frames. Two frames (02 and 03) mechanically and electrically bonded together
	Size: Height - 60 inches Length - 58 inches Depth - 31 inches Weight: 1700 pounds
	Frame 01 is not mechanically secured to frames 01 and 02 but is electrically connected.
	Size: Height - 60 inches Width - 30 inches Depth - 31 inches Weight: 800 pounds
	Logic Chassis Design: Hinged on one edge for ease of accessibility; a blower is mounted on each chassis for cooling of SMS circuit cards and components.
	Printed Circuit Cards: The basic logic subassembly is SMS cards.
Central Processing Unit	Storage: Core Memory - 8196 words of simplex storage
,	Data Word Length: 28 bits - 26 data plus 2 parity bits
·	Arithmetic: Add/Subtract - 82 microseconds/ operation
	Data Accuracy - 25 bits plus sign
	Interrupts: 16 hardwire interrupts
	Instruction Word Length: 13 bits plus one parity bit; 2 instructions/computer word
	Timing: Clock Oscillator - 2.048 megacycles Computer Cycle - 81.9 microseconds Phases - Three phases/computer cycle; each phase 27.3 microseconds, labeled A, B, and C
	Bit Time: 14 bit times/phase time, numbered 1 through 14
	Clock Times: 4 clocks/bit time; clocks are labeled W, X, Y, Z; each occurs at 512 KC rate

Figure 1-11. Electrical, Mechanical and Environmental Characteristics (Sheet 2)

SECTION II

THEORY OF OPERATION

2-1. SCOPE.

- 2-2. This section describes the operation of the PTC circuits. The PTC is composed of three functional units: (1) Central Processor, (2) Memory Loader/Data Display, and (3) Input/Output. A Self Check feature is also incorporated.
- 2-3. The descriptions contained in this section are as follows:
- 1. Power Distribution
- a. AC Power Distribution
- b. DC Power Distribution
- 2. Subsidiary Circuits
- a. Exclusive OR Comparators
- b. Binary Counters
- c. Parity Detectors
- d. Indicator Lamp Circuits
- e. PTC Timing
- 3. Central Processor
- 4. Memory Loader/Data Display
- 5. Input/Output
- 6. Self Check
- 2-4. In describing the functions, simplified diagrams and timing charts are presented to familiarize the reader with the equipment. Detailed drawings are provided in Section X; reference to these drawings is made as necessary.

2-5. The signal names in the logic diagrams in Section X are preceded by voltage level symbols. The voltage levels represented by these symbols are as follows:

Symbol	<u>"1"</u>	<u>''0''</u>
+C	+1.3 VDC	-1. 25 VDC
C	-1.25 VDC	+1.3 VDC
+R	+12.0 VDC	0 VDC
-R	0 VDC	+12.0 VDC
+S	0 VDC	-12.0 VDC
-S	-12.0 VDC	0 VDC
+W	0 VDC	-48.0 VDC
-W	-48.0 VDC	0 VDC
+Y	0 VDC	-6.0 VDC
-Y	-6.0 VDC	0 VDC

2-6. POWER DISTRIBUTION.

- 2-7. AC POWER DISTRIBUTION. (See figures 10-7, 10-9, 10-10, 10-13, and 10-14.)
- 2-8. Primary power (115 VAC, 60 cycle, 3-phase) is applied to connector 01B5J1 (figure 10-7.) Each phase is applied through circuit breaker 01B5CB1 to movable contacts of relay 01B5K2. Phase B (through circuit breaker 01B5CB3) and phase C are also connected across the primary of transformer 01B5T1. The secondary winding of transformer 01B5T1 develops 24 volts. The 24 volts is used for power control when the jumper plug is installed on receptacle 9009J4 or when cable 6900915 is connected between receptacles 9009J4 and 01J11. The power control voltage is routed through the normally closed contacts of PTC MAIN PWR-EMERGENCY PULL switch 02A2S81 (figure 10-14), normally closed contacts of PTC MAIN PWR-PWR OFF switch 02A2S82, and normally closed contacts of relay 01B5K1 to PTC MAIN PWR-PWR OFF lamps 02A2DS70.
- 2-9. When PTC MAIN PWR-PWR ON switch 02A2S83 is actuated, relay 01B5K1 picks and holds through its own contacts. The power control voltage is now routed through normally closed contacts of switch 02A2S81; normally contacts of switch 02A2S82; interlock switches 03S4, 03S1, and 01S1; and normally closed contacts of relay 01B5K1 to PTC MAIN PWR-PWR ON lamp 02A2DS71.
- 2-10. Relay 01B5K2 picks when relay 01B5K1 picks. (See figure 10-7.) Primary power is then routed through the normally open contacts of relay 01B5K2 to fan motors, DC power supplies, tape reader and spooler, plotter, and typewriter and printer interface. The phases are distributed as follows (figure 10-9):

- 6 VDC power supply (01B6PS1)

-20 VDC power supply (01B6PS2)

Regulator (01B6)

Phase B: All fan motors

+30 VDC power supply (03A6)

+30 VDC power supply (03A7)

+12 VDC power supply (03A8)

+12 VDC power supply (03A9)

-28 VDC power supply (03A10)

Printer interface

Phase C: Tape reader and spooler

Plotter

Typewriter interface

Printer interface

-12 VDC power supply (03A11)

- 2-11. When PTC MAIN PWR-PWR OFF switch 02A2S82 is actuated the control voltage is momentarily removed from the coil of relay 01B5K1. This action causes relays 01B5K1 and 01B5K2 to drop, removing primary power from the fan motors, DC power supplies, tape reader and spooler, plotter, and typewriter and printer interfaces.
- 2-12. DC POWER DISTRIBUTION. (See figures 10-11, 10-12, 10-17, 10-18, 10-19, 10-20, and 10-21.)
- 2-13. DC power distribution paths are controlled by relays and switches. The circuit paths vary when the relay and switch contacts are transferred. The subsequent description covers the initial conditions and the voltage sequencing during DC power on and DC power off operations.

NOTE

In the following discussion prefix all abbreviated reference designations with 03A5.

2-14. Initially all DC power distribution relays are deenergized and -28 VDC which is applied to PTC DC PWR-PWR OFF lamps 02A2DS72 is returned through the normally closed contacts of relay K12. When PTC DC PWR-PWR ON switch 02A2S85 is actuated relays K5A, K5B, K5C, and K5D pick. (See figure 10-20.) These relays are held picked

through the interlocks formed by the normally closed (NC.) contacts of relay K7 and the normally open (NO.) contacts of relay K5D. Relays K1, K2, K3, K8, and K10 are now picked by power supply voltages as follows (figures 10-18, 10-19, and 10-21):

Relay	Power Supply	Interlock Switches
K1	- 6 VDC (01B7)	K5B NO. contacts
K2	-12 VDC (03A11)	K5C NO. contacts
K3	+12 VDC (03A8)	K5A NO. and K6 NC. contacts
K8	+12 VDC (01B7)	K5A NO. contacts
K10	+12 VDC (03A9)	K5A NO. and K6 NC. contacts

2-15. When relays K1, K2, K3, K8, and K10 pick, energizing voltages are applied to time-delay relays K4, K9, and K11 as follows (figure 10-17):

Relay	Power Supply			
K4	+30 VDC (03A6)			
K9	+30 VDC (03A7)			
K11	+30 VDC (01B8)			

Relays K4, K9, and K11 pick after approximately 1.5 seconds applying 28 VDC across the coil of relay K12 and PTC DC PWR-PWR ON lamps 02A2DS73 completing the DC power on sequencing. (See figure 10-20).

2-16. The DC voltages are distributed as follows (figures 10-17, 10-18, 10-19 and 10-21):

- +12 VDC (03A8) -- Memory (through relay K5A NO. contacts).
- +12 VDC (03A9) Memory (through relay K5A NO. contacts).
- +12 VDC (01B7) Printer interface.

Bus bar, memory, CE PANEL, MEMORY LOAD AND DATA DISPLAY panel, TAPE READER AND MODE CONTROL panel, and PROCESSOR DISPLAY PANEL (through relay K5A NO. contacts).

- -12 VDC (01B4) Printer interface
- -12 VDC (01B8) Indicator lamps (through relay K5B NO. contacts).
- -12 VDC (03A11) Memory and bus bar (through relay K5C NO. contacts).
- +30 VDC (03A6) Memory (through relays K1, K2, K3, K4, K8, and K10 NO. contacts).
- +30 VDC (03A7) Memory (through relays K1, K2, K3, K8, K9, and K10 NO. contacts).

- +30 VDC (01B8) Memory (through relays K1, K2, K3, K8, K10, and K11 NO. contacts).
- +28 VDC (03A10) MEMORY LOAD AND DATA DISPLAY panel, CE PANEL, PROCESSOR DISPLAY panel, TAPE READER AND MODE CONTROL panel, gate 03B6, and the coil of relay 01B4K1 (through relay K5D NO. contacts).
- -48 VDC (01B4) Typewriter interface (through relay 01B4K1 NO. contacts).
- -20 VDC (01B6) -- Printer interface.
- 6 VDC (01B6) Printer interface.
- 6 VDC (01B7) Bus bar, CE PANEL, memory, PROCESSOR DISPLAY PANEL, and MEMORY LOAD AND DATA DISPLAY panel.
- 2-17. When PTC DC PWR-PWR OFF switch 02A2S84 is actuated relay K6 picks and holds through the interlocks formed by relay K6 NO. and relay K7 NC. contacts. figure 10-20). When relay K6 picks; (1) energizing voltage is applied to time-delay relay K7; and (2) relays K3, K4, K9, K10, K11 and K12 are deenergized. Relay K7 picks after approximately 1.5 seconds. This action causes relays K1, K2, K5A, K5B, K5C, K5D, and K8 to deenergize. Also, when relay K7 picks, relay K6 is deenergized which in turn deenergizes relay K7. Relays K1 through K12 are now deenergized and the DC power off sequencing is complete.

2-18. SUBSIDIARY CIRCUITS.

2-19. Subsidiary circuits are those circuits that are related to more than one PTC function. These circuits are necessary to the operation of the PTC and are categorized as such only to prevent repetitious explanations.

2-20. EXCLUSIVE OR COMPARATORS.

- 2-21. The PTC contains many exclusive OR comparators that compare corresponding data from two sources. Figure 2-1 shows a typical exclusive OR comparator in which three parallel inputs (X1, X2, and X3) are compared with three other parallel inputs (Y1, Y2, and Y3).
- 2-22. If a compare exists, the input to each A0 will be unlike, and the output of each A0 will be a "1". This will result in a "1" on the COMPARE line and a "0" on the COMPARE NOT line. If a compare does not exist, at least one of the A0's will have two "1" inputs. This will result in a "0" on the COMPARE line and a "1" on the COMPARE NOT line.
- 2-23. Two additional A0's are required to compare each additional pair of inputs. A single stage comparator is used to compare serial data from two sources.

2-24. BINARY COUNTERS.

2-25. The PTC contains many binary counters which are alternately set or cleared everytime the signal they are monitoring changes from a "0" to a "1". Figure 2-2 shows a typical binary counter which is monitoring signal B and controlled by signal A.




Figure 2-1. Typical Exclusive OR Comparator Circuit




Figure 2-2. Typical Binary Counter

2-26. The control latch stores the configuration of the output latch providing A is a "1". The output latch is then alternately set or reset everytime B goes from a "0" to a "1". When A is a "0" the configuration of the output latch cannot be changed. The binary counter can be initially set or cleared by routing a signal through an inverter to the output latch set or reset input.

2-27. PARITY DETECTORS.

2-28. The PTC contains several parity detectors that are used for parity bit generation and parity error detection. These parity detectors detect whether an odd or even amount of "1's" is contained in the information feeding them. (See figure 2-3.)




Figure 2-3. Typical Parity Detector

2-29. When none, 2, or four of the inputs A, B, C, and D are "1's" the outputs of OR circuits 1 and 2 are the same value. Therefore one of the inputs to OR circuit 3 is a "1" and the EVEN and ODD outputs are respectively a "1" and a "0". When an odd number of the inputs are "1's" the outputs of OR circuits 1 and 2 are unlike values. Thus the inputs to OR circuit 3 are "0's" and the EVEN and ODD outputs are a "0" and "1" respectively.

2-30. INDICATOR LAMP CIRCUITS.

- 2-31. The PTC contains many indicator lamps that are associated with either switches or latches. These lamps are all commonly connected to -12 VDC on one side. A lamp associated with a switch is lighted by providing a return path to ground for -12 VDC through the lamp and the normally open or normally closed contacts of the switch.
- 2-32. A lamp associated with a latch is connected in the collector circuit of an indicator driver. The lamp is lighted by a "1" input into the indicator driver which is fed by the set or reset output of a latch.
- 2-33. The lamps on the CE PANEL, PROCESSOR DISPLAY PANEL, MEMORY LOAD AND DATA DISPLAY, and TAPE READER AND MODE CONTROL panels are lighted when the associated LAMP TEST pushbuttons are depressed. When the LAMP TEST pushbuttons are depressed, the lamps are lighted as follows:
- 1. By applying ground to the lamps associated with switches.
- 2. By removing the +12 VDC control voltage which is normally applied to the indicator drivers and applying -28 VDC.

2-34. PTC TIMING.

- 2-35. The timing circuits generate timing signals for the operation of the PTC logic. The PTC timing is generated under control of external synchronization signals from the LVDCME or LVDAME. The timing circuits consist of the clock generator, the bit gate generator, the phase generator, and the sync control circuit. The timing relation between the various timing gates developed by the timing circuits is shown on figure 2-4.
- 2-36. In this section, timing is designated by a three-part notation that indicates the phase, bit-gate, and clock-time. For example phase B bit-gate 13 clock-time X is designated by the notation B-13-X time. In instances where the three levels of timing do not apply, only the timing levels specified appear in the notation. For example phase B bit-gate 13 and clock-time X are designated by B-13 time and X time respectively.
- 2-37. CLOCK GENERATOR (Figure 10-28, sheet 4). The clock generator is triggered by W clock pulses from the LVDCME-or LVDAME. These pulses are delayed a total of four clock times by two delays. The delayed W clock (W DLY) triggers a single shot which produces the PTC W clock pulses (CPW). Similarly the W clock pulses are delayed five, six, and seven clock times to produce CPX, CPY, and CPZ respectively. The clock pulses occur at a repetition rate of 512 KC.
- 2-38. BIT GATE GENERATOR (Figure 10-28, sheets 5 and 6). The bit gate generator consists of a control circuit, a seven stage shift register, and a bit decoding circuit.
- 2-39. The control circuit is a binary counter which is complemented every Y time. The outputs of the binary counter (A and A NOT) control the rate at which the shift register is cycled.
- 2-40. The shift register produces seven outputs (G1 through G7) which change states as shown on figure 2-5. The bit decoder generates 14 signals that identify the 14 bit times. These signals are produced by ANDing the outputs of the shift register as follows:

BG1 = G1 and G2 NOT

BG2 = G2 and G3 NOT

BG3 = G3 and G4 NOT

BG4 = G4 and G5 NOT

BG5 = G5 and G6 NOT

BG6 = G6 and G7 NOT

BG7 = G1 and G7

BG8 = G1 NOT and G2

BG9 = G2 NOT and G3

BG10 = G3 NOT and G4

BG11 = G4 NOT and G5

BG12 = G5 NOT and G6

BG13 = G6 NOT and G7

BG14 = G1 NOT and G7 NOT

Figure 2-4. PTC Timing Gates

BIT TIME	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Ą														
Ā														
G1									-					
G2														
G3														
G4														
G5	,													
G6														
G 7														

Figure 2-5. Bit Gate Generator Timing

- 2-41. PHASE GENERATOR (Figure 10-28, sheet 5). The phase generator is a three-step ring counter formed from three latches (PA, PB, and PC). The ring stabilizes itself with one latch set and two reset; the set condition is then stepped around the ring in alphabetical sequence each bit 1 time. At W time the next latch in the sequence is set; at the following Y time, the preceding latch is reset.
- 2-42. SYNC CONTROL CIRCUIT (Figure 10-28, sheets 4 and 7). The sync control circuit receives the phase B NOT signal from the LVDCME or LVDAME. This signal triggers a single shot which produces the sync control pulse (SYNC CTRL) every LVDCME or LVDAME B-1 time. This pulse is sent to the bit gate generator where it sets the control circuit and shift register to states that correspond to bit one time. The sync pulse is also sent to the phase generator where it sets the PB latch.
- 2-43. A sync error is generated if the PTC timing is not within one bit time of the LVDCME or LVDAME timing when the sync control pulse is generated. Sync errors are stored in a latch which produces an output, SYNC ERR. If a sync error is detected, the clock on/clock off trigger is reset which halts the generation of PTC clock pulses.

2-44. CENTRAL PROCESSOR

2-45. The following paragraphs describe the operation of the Central Processor. The general organization of the Central Processor is described first, followed by a description of the logic circuits.

2-46. CENTRAL PROCESSOR ORGANIZATION.

- 2-47. Functionally the Central Processor is a modified version of the Launch Vehicle Digital Computer. The following describes the organization of the Central Processor from the aspects of its functional organization, word organization and timing organization and the instructions it may be programmed to perform.
- 2-48. FUNCTIONAL ORGANIZATION. The Central Processor is a general purpose computer which, under control of a stored program, processes data using fixed point, two's complement arithmetic. Data is processed serially in an arithmetic section which performs addition, subtraction, and logical extractions.

- The principal storage device is a random access ferite-core memory with separate controls for data and instruction addressing. The memory operating mode is program controlled. Temporary storage is provided by static and shift registers composed of latches.
- The major parts of the Central Processor and how they are inter-connected are shown on figure 10-28, sheet 3. The Central Processor consists of the memory and memory control, data control, program control, arithmetic, and external control elements. The composition of these elements is as follows:

Memory and Memory Control -Core Arrays A and B

Sense Amplifier A and B

Inhibit Drivers

Address Drivers

Memory Timing

Memory Buffer Register

Parity Check Logic

Data Control

Transfer Register and Controls

Program Control

Address Register OP Code Register Data Sector Register

Instruction Sector Register

Data Module Register

Instruction Module Register

HOP Saver Register

Instruction Word Syllable Control Logic

Arithmetic

Accumulator Register and Controls

Central Processor Start Stop and

External Control (Not shown on block

Interrupt Control Logic.

diagram).

- 2-51. Memory and Memory Control Element. The programmed instructions, and the constants and data required by the program are stored in the memory under control of the memory control circuits. The memory control circuits determine when a transfer will occur and select both the direction of transfer and the memory location to be exercised. Data being transferred into or out of the memory is routed through buffer storage.
- 2-52. The memory is composed of two arrays (module 0 and module 1) each of which contains 16 sectors (0 through 178). Each module contains different information and only one module can be selected at a time. Each sector contains 4008 addresses ranging from 0 through 377_8 . Sector 17_8 of module 0 is set aside for residual storage and its addresses range from 400_8 to 777_8 .

- 2-53. Data words and constants are stored in the sector addresses in two segments called syllables. Thus, the memory is described as being divided into syllables. One syllable of data is transferred to or from the memory at a time; consequently, two memory cycles are necessary to transfer a complete data word. Instructions are only half the length of data words and thus are stored one per syllable.
- 2-54. A parity check is performed on information being read into memory and odd parity is assigned if required. A parity check is also performed on information being read out of memory and if odd parity does not exist a parity error is generated.
- 2-55. Data Control Element. Data words and constants enter the transfer register from the memory in two syllables. Each syllable enters the transfer register in parallel and is then serialized and distributed to the arithmetic element and the Memory-Loader/Data Display.
- 2-56. Data words which are bound for the memory enter the transfer register in serial form from the arithmetic element, the program control element, or the Memory Loader. The transfer register then divides them into syllables and forwards each syllable to the memory buffer register in parallel. At the memory buffer register, a "parity bit" is added to each syllable before it is stored in the memory. The parity counter monitors the number of "1's" entering the transfer register and assigns odd parity to the memory buffer register by controlling the parity bit.
- 2-57. Another item which enters the transfer register serially is the contents of the instruction counter. The instruction counter controls the normal sequencing of the program through the memory. Just before a new instruction is required, the contents of the instruction counter are shifted into the transfer register and transferred in parallel to the address register in the program control element. The address register then selects the memory sector address location of the new instruction.
- 2-58. When the new instruction is read, it is transferred from the memory buffer register into the transfer register. The instruction is then separated into an operation code and an operand address; the two parts are transferred in parallel to the program control element. The operation code is loaded into the operation code register and the operand address into the address register. The operand address of some instructions constitutes a special constant which, in addition to the parallel transfer, is shifted out of the transfer register in serial form.
- 2-59. Program Control Element. The program control element stores and decodes the programmed instructions and in addition, controls sequencing the program through the memory. The operation code register and the address register store their respective parts of the instructions. Outputs of the operation code register, and those of the operation decoders, control the arithmetic, data, and memory and memory control elements, and parts of the program control element to perform the commanded operations.
- 2-60. The address register selects the memory sector address location of the data to be used in the commanded operation. When the operation is complete, the address register is reloaded with the contents of the instruction counter to address the next instruction. The memory module and sector selection is controlled by (1) the data module register and the instruction module register and (2) by the data sector register and the instruction sector register.
- 2-61. The module and sector registers preselect an area of the memory within which the program must operate. As implied by the names of the registers, two selections

are made, one for data and one for instructions (the same area may be selected for both). The syllable selection for instructions is stored in the instruction word syllable control logic. Timing signals determine whether the stored selection will be used or whether the selection will be sequenced to read both syllables of a data word. The address register then selects individual locations within the preselected areas from which data and instructions will be read. Timing signals discriminate between instruction and data addressing. The contents of the module and sector registers are changed upon command of the program.

2-62. It was noted previously that the program control element controls sequencing the program through the memory. Actually, the program controls its own sequencing through the use of instructions which command the program control element to change the contents of the module and sector registers (discussed in the preceding paragraph), and the instruction counter.

NOTE

Although the instruction counter is logically part of the program control element, it is instrumented in the arithmetic element.

The instruction counter stores the address of the next instruction to be operated. Each time the Central Processor performs an instruction, the instruction address is incremented by one to develop the address of the following instruction. In this manner, the program steps sequentially through the area of memory selected by the instruction module register and the instruction sector register.

- 2-63. The sequential stepping continues until the program issues an instruction to alter the sequence or select a different area of the memory to read instructions from. Area selection is changed by shifting a "HOP constant" out of the transfer register which reloads the module and sector registers. The same HOP constant also reloads the instruction counter to select the starting location of the next instruction sequence. The instruction counter then begins stepping sequentially through the newly selected memory area beginning at the specified starting point.
- 2-64. The instruction counter can also be reloaded without affecting the module and sector registers. This feature permits repeating short program loops and enables the computer to make logical choices. When commanded, the computer can examine the contents of the accumulator register for certain conditions and alter the program sequence if the condition exists. If the condition is not met, sequential stepping continues.
- 2-65. The hop saver register is loaded with a HOP constant, every Central Processor cycle, which identifies the locations in memory currently selected. The contents of the hop saver register can then be stored in residual address 7768 or 7778. Thus after transferring out of a routine the program may be directed back to that routine by referring to the HOP constant stored in address 7768 or 7778.
- 2-66. Arithmetic Element. The arithmetic element performs addition, subtraction, shifts, and logical extractions. The accumulator register provides one of the operands for all arithmetic instructions and the memory provides the other. The two operands are combined in the accumulator control logic and the result is stored in the accumulator. The result can then be sensed to control logical decisions or it can be transferred

to the memory. After sensing or transfer the result remains unchanged in the accumulator register.

- 2-67. To illustrate a typical operation, assume that the Central Processor program has been initiated and is running smoothly. The area of the memory in which the program will operate has been selected and instructions are coming from syllable zero. For descriptive purposes, a typical operation begins with reading an instruction from the memory. The address of the instruction is shifted out of the instruction counter and applied to the transfer register and the accumulator control logic in the arithmetic element. The accumulator control logic increments the count by one and reinserts it into the accumulator register where it is circulated. The instruction address is shifted into the transfer register and then transferred in parallel to the address register.
- 2-68. Timing signals indicate to the memory control circuits that an instruction is due to be read. The memory control circuits then decode the contents of the instruction module and instruction sector registers rather than the data module and data sector registers. Syllable zero, which is the stored syllable selection for instructions, is also decoded. The memory control circuits then produce read timing pulses which enable the instruction to be transferred out of the addressed memory location.
- 2-69. The memory sense amplifiers transmit the instruction to the memory buffer register. The memory buffer register stores the instruction for parity checking and to enable the inhibit drivers during the restore memory cycle. The instruction is then transferred from the memory buffer register to the transfer register.
- 2-70. Reading information from a ferrite-core memory destroys the information in the memory. Consequently, a read operation must always be followed by a store (or restore) operation to preserve the contents of the memory. The restore operation is accomplished after the instruction has been transferred to the transfer register. The memory control circuits produce store timing pulses which transfer the instruction from the memory buffer register back into the memory through the inhibit drivers.
- 2-71. Upon entering the transfer register, the instruction is separated into an operation code and an operand address. The operation code defines what operation will be performed and the operand address gives the location in memory of the data to be used in the operation. The operation code is transferred in parallel to the operation code register and the operand address to the address register. The remainder of the operation is dependent upon the code transferred to the operation code register. The code can specify any of three general types of operations: 1) those which require data from memory; 2) those which place data into the memory; and 3) those which do not use the memory.
- 2-72. Assume first that the operation code requires data to be read from the memory The instruction word syllable control circuit selects syllable zero, the first syllable of the data word. The memory control circuits decode the contents of the address, data sector, and data module registers. A read cycle is then initiated which transfers the first half of the data word to the memory buffer register. While in the memory buffer register, the half-data word is parity checked, then transferred to the transfer register and restored in the memory. The transfer register serializes the data by shifting it to the TRS output. The TRS output makes the data available to the Arithmetic, program and memory, and memory control elements and to the Memory Loader/Data Display. Outputs from the operation code register and the operation decoders determine which element will accept the data and how it will be used.

- 2-73. As the first half of the data word nears the end of the transfer register, the instruction word syllable control circuit selects syllable one and the memory control circuits initiate another read cycle. This read cycle transfers the second half of the data word into the memory buffer register where it is parity checked. Then, just in time to fall in behind the last bit of the first half data word, the second half of the data word is transferred into the transfer register. The transfer register continues shifting and the two halves of the data word appear as a continuous serial output on the TRS line.
- 2-74. When providing a data output, the transfer register is synchronized with the accumulator register. The output of the transfer register and the contents of the accumulator register are combined bit-for-bit in the accumulator control logic. The results of these operations are placed in the accumulator register for recirculation. As the last bit of the accumulator contents emerges from the accumulator register, timing signals end the arithmetic processes in the accumulator control logic and the contents of the instruction counter begin to emerge from the accumulator register. The accumulator control logic increments the instruction count by one and reinserts it in the accumulator register immediately behind the result of the arithmetic operation. Simultaneously, the instruction count is shifted into the transfer register to address the next instruction.
- 2-75. When the operation code specifies that data is to be transferred into the memory, the basic operations are reversed. Instead of transferring two syllables of data to the transfer register which serializes them into a continuous unit, a continuous unit of serial data is shifted into the transfer register which divides it into syllables. The syllables are then transferred to the memory in parallel. After the instruction is loaded into the operation code and address registers the data word to be stored begins to emerge from the accumulator register. Outputs from the operation code register and the operation decoders condition the transfer register to shift in step with the accumulator register and accept its output. As the data word enters the first position of the transfer register, a parity counter monitors the number of "1's" it contains.
- 2-76. Timing signals indicate to the memory control circuits that a data word is to be transferred to or from the memory. The operation code specifies that data is going to memory and the memory control circuits initiate a store cycle. The instruction word syllable control circuit selects syllable zero as the first syllable is to be transferred. The memory control circuits decode the contents of the address, data sector, and data module registers. Just before the last bits of the syllable enter the transfer register the memory control circuits produce read timing pulses which clear the addressed memory location.
- 2-77. Simultaneous with clearing the memory location, the last bit of the syllable enters the transfer register and the syllable is transferred to the memory buffer registers. The transfer register continues shifting and the second syllable of data starts to enter the transfer register. At the memory buffer registers, a "parity bit" is added to the syllable entering the memory. The parity bit is controlled by a parity count circuit so that the memory buffer register contains an odd number of "1's." The memory control circuits now produce store timing pulses and the first syllable of data enters the memory through the inhibit drivers. The second syllable of data enters the memory in the same manner as the first.
- 2-78. Operations which do not use the memory either shift the contents of the accumulator register or use the operand address as a constant for controlling the program. Shifting the contents of the accumulator register is accomplished by shortening or lengthening its circulation loop. Before the first bits of the accumulator contents are shifted, outputs from the operation code register and the operation decoders, along with

control bits from the address register, alter the recirculation path of the accumulator register to affect the shift. When the last bit has been shifted, timing signals restore the loop to normal to prevent shifting the contents of the instruction counter. The instruction counter is then incremented and shifted into the transfer register to address the next instruction.

2-79. Among the operations which do not use the memory are those which make logical decisions based on the contents of the accumulator register. As noted previously, logical decisions are made by altering the contents of the instruction counter if a specified condition exists in the accumulator register. If the condition exists, the operand address of the instruction replaces the existing contents of the instruction counter and the next instruction begins the new sequence. Logical decisions are implemented by continuously sampling the accumulator contents part way through the register for the conditions upon which decisions are based. Thus, when a logical decision is initiated, most of the accumulator contents have already been sampled and the Central Processor need not wait until the complete contents emerge from the register to make the decision. The contents of the instruction counter immediately follow the accumulator contents in the accumulator register. Consequently, when the last data bit has been sensed and the decision made, the contents of the instruction counter are still only part way through the accumulator register. If the condition is met, the accumulator register is broken just behind the last bit of the accumulator contents and the operand address is shifted into the accumulator register from the transfer register, replacing the existing instruction count.

NOTE

Since the memory is not being used, the transfer register is not needed to distribute data from it, and therefore is not cleared after the instruction is distributed to the program control element.

If the condition is not met, the accumulator register is not broken and the existing contents of the instruction counter are retained to address the next instruction.

- 2-80. External Control Element. Control over Central Processor start-stop and interrupt operations is provided by the external control element. The Central Processor cycles continuously under internal program control unless one of these operations is initiated.
- 2-81. The external control element stops the Central Processor operation as follows:
- 1. Until PTC DC power is completely sequenced on.
- 2. Momentarily when the RESET-HALT or RESET-MACHINE pushbutton is actuated.
- 3. Momentarily by every Data Display address compare when the MODE CONTROL switch is in the PROG CYCLE-REPEAT position.
- 4. When the Memory Loader/Data Display is in the ML mode unless a load or verify operation is in process.
- 5. When a Central Processor single step operation is initiated.

- 2-82. A Central Processor single step operation is commanded as follows:
- 1. By a Data Display address compare when the MODE CONTROL switch is in either the PROG CYCLE-ADR HOLD or SINGLE STEP position.
- 2. When the manual single step mode is selected under control of the MAN CST push-button.
- 3. By a CIO 114 command generated by the Central Processor.
- 4. By a memory parity error when the ERROR HOLD mode of operation is selected.
- 5. When a PTC single step command (ACNCST) is received from the LVDCME and the MODE CONTROL switch is not in either PROG CYCLE-ADR HOLD or SINGLE STEP positions.
- 2-83. After a single step operation is initiated Central Processor operation is normally not resumed until a restart signal is generated by actuating a PTC ADVANCE pushbutton or by a PTC advance command (ACGACISS) from the LVDCME. Central Processor operation is then resumed as follows:
- 1. Until another Data Display address compare occurs when the MODE CONTROL switch is in the PROG CYCLE-ADR HOLD position.
- 2. For one Central Processor cycle when: (1) the MODE CONTROL switch is in the PROG CYCLE-SINGLE STEP position; (2) in the ERROR HOLD mode if the parity error is not cleared; (3) when the MAN CST mode is selected; or (4) when the ACNCST signal is present.
- 3. Until another single step operation is initiated if the previous one was initiated by: (1) a CIO 114 command; or (2) a parity error in the ERROR HOLD mode and the parity error is now cleared.
- 4. Until another signal step operation is initiated: (1) upon exiting from the manual single step mode under control of the MAN CST pushbutton; or (2) when the ACNCST signal is dropped.

The single step command is removed for two Central Processor cycles when an interrupt command is received from the LVDAME. The single step command is also removed when the Memory Loader/Data Display is placed in the ML mode or when the RESET-HALT or MACHINE pushbutton is actuated.

- 2-84. A PTC single step (PTC CST) signal is sent to the LVDAME when a Central Processor single step operation is initiated by any method other than a ACNCST signal. The PTC CST signal is generated for approximately 62 microseconds when the single step operation was commanded by a CIO 114 command. The PTC CST signal is generated for the duration of the time the single step operation is maintained for any other condition.
- 2-85. The interrupt control circuit enables any one of 16 interrupts to break off normal sequencing of the program and direct it to process data of a higher priority. The interrupt control circuit allows the instruction in progress at the moment of the interruption to finish, then forces the selection of one of the residual addresses 4008 through 4178, if the INT B latch is reset. This latch is normally reset at the end of an interrupt processing routine. Residual addresses 4008 through 4178 contain "HOP" constants which direct the program to the start of an interrupt processing routine.

- 2-86. Interrupts 1 through 15 which force the selection of residual addresses 4008 through 4168 are generated by the LVDAME. When one of these interrupt signals is sent to the Central Processor it is stored by a latch in the external control element, but is not acted upon until its associated inhibit is removed. The removal of these inhibits is accomplished either under program control or manually with switches. When the INHIBIT CTRL pushbutton is not in the INHIBIT CTRL position the removal of the inhibits is under program control. If the INHIBIT CTRL position is selected an inhibit is removed when the corresponsing pushbutton (I1/B1 through I15/B15) is actuated. Interrupt 16 which forces residual address 4178 selection is generated under control of the I16 pushbutton.
- 2-87. WORD ORGANIZATION. The Central Processor uses a 28-bit word consisting of two 14-bit syllables. Each syllable includes 13 data bits and one parity bit (figure 2-6) and each syllable is stored separately in the memory. The parity bits are used only to check the accuracy of transfers to and from the memory which leaves a data word 26 bits in length.
- 2-88. The use of the data word is at the discretion of the programmer. Each of the 26 bits may be used as an indicator to show the presence or absence of some condition, or the word may be used as a binary number for arithmetic computations. Binary numbers are represented by a sign bit and 25 magnitude bits; negative numbers are shown in two's complement form.
- 2-89. In this section bit positions in the data word are designated SIGN and 1 through 25, proceeding toward the least significant digit (LSD). When used in this context, bits 1 through 25 are called 'magnitude bits'.
- 2-90. The Central Processor word is also used to store the instructions of the Central Processor program. Instructions are 13 bits in length with one instruction stored in each syllable of the Central Processor word. An instruction consists of a 4-bit operation code (OP1-OP4) and a 9-bit address (A9, A1-A8). Figure 2-7 shows how the instructions are placed in the Central Processor words.
- 2-91. TIMING ORGANIZATION. The basic unit of Central Processor timing is called the "Central Processor cycle." The duration of a Central Processor cycle is approximately 82 microseconds; this is the time required for the Central Processor to read, decode and operate its basic instructions. A Central Processor cycle is three phase times in duration.
- 2-92. The Central Processor cycle is separated into "instruction time" and "operation time". As the names imply, instruction time is the period in which an operation is read and decoded, and operation time is the period in which the operation commanded by the instruction is performed. Generally, the instruction time occurs during A time and the operation time occurs during B and C times.

BIT						51	/LL	ABL	E 1											S,	YLL	ABI	.E ()				
POSITION	1	2	.3	4	5	6	7	8	9	10	11	12	13	PAR	1	2	3	4	5	6	7	8	9	10	11	12	13	PAR
BIT DESIGNATION	S	l'	2	3	4	5	6	7	8	9	10	11	12		13	14	15	16	17	18	19	20	21	22	23	24	25	

Figure 2-6. Data Word Layout

BIT		SYLLABLE 0											SYLLABLE 1															
POSITION	1	2	3	4	5	6	7	8	9	10	11	12	13	PAR	1	2	3	4	5	6	7	8	9	10	11	12	13	PAR
DESIGNATION	A 8	A 7	A 6	A 5	A 4	A 3	A 2	A 1	A 9	O P 4	O P 3	O P 2	O P 1		A 8	A 7	A 6	A 5	A 4	A 3	A 2	A 1	A 9	O P 4	O P 3	O P 2	0 & 1	
USE		. C	PEI	RAN	ID A	٩DE	RES	S			PER/ DDE	ATIC	N				Ор	ER⊅	ND	ΑC	DR	ESS			OPERATION CODE			

Figure 2-7. Instruction Word Layout

- 2-93. Notice the correlation between the organization of timing and word layout. The Central Processor cycle is defined by three phase times and involves three syllables of information: one syllable for an instruction and two syllables of data for an operand. The correlation also extends downward one step. A syllable consists of 14 bits (13 data, 1 parity) and each phase time is divided into 14 equal segments called "bits times." A bit time is the time each bit of data is stored in one position of a serial storage device before moving on to the next.
- 2-94. INSTRUCTION ORGANIZATION. The Central Processor uses a complement of 16 single address instructions which are composed of a 4-bit operation code and a 9-bit operand address. The 4-bit operation code can select one of 15 different instructions to be executed, this range is extended to 16 by grouping two instructions under one operation code, then using bit A8 of the address to discriminate between them. Bit A8 serves no other function for the instructions which are grouped. Figure 2-8 is a map of the operation codes showing the names of the instructions assigned to each code. Figure 2-9 shows how addition of each bit of the operation code narrows the field of selection by de-selecting half the remaining area of the map. A list of the 16 instructions available is given inffigure 2-10 with the operation code and a brief description of each. Figure 2-11 lists the CIO codes used by the PTC.
- 2-95. The 9-bit operand address, figure 2-12 permits selection of memory addresses for use as operands or data storage locations. Address bits A1 through A8 select one of the addresses within a sector. Bit A9 determines whether the address will be in a sector previously selected by the program or in a special sector called "residual memory." Consequently, bit A9 is called the residual bit; residual memory is selected when A9 is a "1."
- 2-96. Instructions which do not require that data be read from the memory frequently use the operand address for special purposes. These special purposes are pointed out in the List of Instructions, figure 2-10, where they occur. For example the shift instructions (SHF) always mainipulates the contents of the accumulator and thus requires no operand address; this frees the operand address for use as shift control.
- 2-97. MEMORY AND MEMORY CONTROL ELEMENT LOGIC CIRCUITS.
- 2-98. The Memory Element, figure 2-13 provides 4,096 locations of primary storage in each of two memory modules, memory module 0 and memory module 1. Each memory module operates independently on command from the memory control element. The memory modules are each divided into 20 octal sectors, sectors 0 through 17. Sector 17 of only memory module 0 is designated as the "Residual" sector. Each sector contains 4008 locations or addresses and are designated 08 through 3778 except residual locations. These are designated 4008 through 7778. Sector selection is identical for each module, and address selection is the same for every sector except the residual sector.

Address, sector, and module selections are controlled separately in the memory control element. As far as "addressing" in the usual sense is concerned, the memory control element provides only sector and individual location addressing signals. These signals are applied to both modules in the memory element and select the same address in each module. The memory control element then commands only the selected module to operate.

2-99. Toroidal ferrite cores are the storage medium in which coincident current addressing and destructive readout techniques are utilized. A restore cycle follows every read operation to preserve the contents of the memory. Each memory location stores a 28-bit word which is divided into two 14-bit syllables. The memory element transfers one syllable at a time which necessitates four operations (two read cycles and two restore cycles) to transfer a complete word. The Central Processor has random access to stored information within preselected sectors.

2-100. CORE MEMORY FUNDAMENTALS. Figure 2-14 illustrates the properties of a ferrite core. As shown in the figure, the core can be magnetized in either of two directions. By establishing that a core contains a "1" when magnetized in one direction and a "0" when magnetized in the opposite direction, the core can be used to store one "bit" of a binary number. The core is magnetized by passing a d-c current of I/2 through the X and Y drive lines in coincidence.




Figure 2-8. Operation Code Map




Figure 2-9. Selecting An Instruction

NOTE

I is the current necessary to drive the core into magnetic saturation. The directions of the currents in both the X and Y drive lines must be additive to operate the core.

The direction of magnetic flux about the core can be reversed by passing the same currents through the drive lines in the opposite direction. Reversing a core in this manner is called "switching" it. A sense winding, represented by S in figure 2-14, also passes through the core and lies within its magnetic field. When a core is switched, the resulting field collapses and then expands causing a pulse of voltage to be induced in the sense winding. Thus, if a core containing a "1" is switched to a "0", the resulting voltage pulse in the sense winding can be amplified and used to set a latch, indicating the core contained a "1". If the core already contained a "0", it would not switch and no voltage pulse would appear in the sense winding to set the latch.

2-101. The following method is used for reading information from a core memory. It is called "destructive readout" because after the core is read, it no longer contains the "1" which was sensed from it. The latch into which the "1" was read is a buffer between the core and the circuits which use the stored information. The "buffer latch" stores the "1" until it can be transferred into the Central Processor and until the core can be switched back to its original state. The process of driving a core to a "0" and sensing whether or not it produced an output is called "read cycle". Switching the core back to its original state is called a "store cycle".

Inst	ruction	T	Оро	eratio	on	Code	• Description
		\downarrow	4	3	2	1	
H	ЮР		0	0	0	0	Transfers program to memory location specified by HOP constant. Operand address specified memory location of HOP constant used to load the registers shown in HOP constant format (below). Full HOP constant MUST be specified each time. First instruction following HOP comes from new location.
s	1 2 3	4	5	6 7	8	9 10	11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
I M	Da Sec	ta tor			D M		Instruction S Instruction Address Y Sector L
	4 3	2	1				A8 A7 A6 A5 A4 A3 A2 A1 4 3 2 1
I	PRS		0	0	0	1	Print store. Initiates a printer operation. The printer operation performed is specified by the operand address.
							Address Operation
							0008 to 7738 Data in memory address specified is transferred to the printer.
							7748 A group markword mark is sent to the printer.
						ļ	775 ₈ Data in the accumulator is transferred to the printer.
S	UB		0	0	1	0	Subtracts contents of memory location specified in operand address from contents of accumulator. Places remainder in accumulator.
,	TNZ		0	1	0	0	Conditional transfer. Transfers operand address (A1-A8) to instruction counter and A9 to syllable select if accumulator contents are not zero. Next instruction comes from new syllable and address. If accumulator is zero, perform next instruction in sequence.
C	CIO		0	1	0	1	Controls the input, output operations of the Central Processor. The operand address bits specify the operation to be performed (see figure 2-11 for CIO codes used by PTC).
A	ND		0 .	1	1	0	AND's contents of memory location specified in operand address with contents of accumulator. Result is placed in accumulator.

Figure 2-10. List of Instructions (Sheet 1 of 3)

	One	arat	ion C	'ode	
Instruction	Opt	3	2	1	Description
ADD	0	1	1	1	Adds contents of memory location specified in
					operand address to contents of accumulator. Sum is placed in accumulator.
TRA	1	0	0	0	Unconditional transfer. Transfers operand address (A1-A8) to instruction counter and A9 to syllable select. Next instruction comes from new syllable and address.
XOR	1	0	0	1	Exclusive - OR contents of memory location specified in operand address with contents of accumulator, bit-for-bit. When accumulator bit and bit from memory are different a "1" is placed in the corresponding bit of the accumulator; if accumulator bit and memory bit are alike, a "0" is placed in the accumulator.
PIO	1	0	1	0	Process input or output. Operand address specifies input or output and gives address of data source and destination. These codes are the same as the computer codes.
STO	1	0	1	1	Contents of accumulator is stored in memory location specified by operand address. Contents of accumulator is unchanged. A STO instruction with operand address 776 or 777 causes contents of HOP save register to be stored in memory location 776 or 777 as specified. These addresses are used for HOP save feature.
TMI	1	1	0	0	Conditional transfer. Transfer operand address (A1-A8) to instruction counter and A9 to syllable select if accumulator sign is minus. Next instruction comes from new syllable and address. If accumulator sign is plus, perform next instruction in sequence.
RSU	0	0	1	1	Reverse subtract. Contents of accumulator are subtracted from contents of memory location specified by operand address. Remainder is placed in accumulator.
	-				

Figure 2-10. List of Instructions (Sheet 2)

Instruction	Operation Code	Description
	4 3 2 1	
SHF	1 1 1 0 A8 = 0	Contents of accumulator are shifted MSD or LSD a maximum of 6 bit positions as specified by operand address. On a MSD shift the vacated bit positions will become "0's", on a LSD shift the vacated bit positions will be assigned the value of the SIGN bit. A MSD shift occurs if A7 equals a "0" and a LSD shift occurs if A7 equals a "1". The number of bit positions shifted is determined by decoding address bits A1 through A6.
		Shift A1 A2 A3 A4 A5 A6
		1 ''1'' ''0'' ''0'' ''0'' ''0''
		2 ''0'' ''1'' ''0'' ''0'' ''0'' ''0''
·		3 ''0'' ''0'' ''1'' ''0'' ''0'' ''0''
	٠,	. 4 ''0'' ''0'' ''1'' ''1'' ''0''
		5 ''0'' ''0'' ''0'' ''0'' ''1''
		6 ''0'' ''0'' ''0'' ''0'' ''1''
CDS	1 1 1 0 A8 = 1	Change data sector. Operand address is used as a constant to load registers indicated below.
		A A A A A A A A A A A A A A A A A A A
		0 1 0 0 M Sector
		4 3 2 1
CLA	1 1 1 1	Contents of memory location specified by the operand address are transferred to cleared accumulator.
	·	

Figure 2-10. List of Instructions (Sheet 3)

CIO Operand Address	Operation
000	Enables the interrupt inhibit register latches to be set under control of accumulator data bits 11 through 25 (Data bit 11 sets interrupt inhibit latch 15, etc.)
004	Enables the interrupt inhibit register latches to be reset under control of accumulator data bits 11 through 25 (Data bit 25 resets interrupt inhibit latch 1, etc.)
010	Reset interrupt 1 latch
014	Reset interrupt 2 latch
020	Reset interrupt 3 latch
024	Reset interrupt 4 latch
030	Reset interrupt 5 latch
034	Reset interrupt 6 latch
040	Reset interrupt 7 latch
044	Reset interrupt 8 latch
050	Reset interrupt 9 latch
054	Reset interrupt 10 latch
060	Reset interrupt 11 latch
064	Reset interrupt 12 latch
070	Reset interrupt 13 latch
074	Reset interrupt 14 latch
100	Reset interrupt 15 latch
104	Reset inetrrupt 16 latch
110	Resets the main interrupt latch.
114	Generates a PTC single step command.
120	Generates a type alpha numeric command. Positions SIGN and 1 through 5, respectively, of the accumulator data word contain the "BA8421" code.

Figure 2-11. PTC Internal CIO Operations (Sheet 1 of 3)

CIO Operand Address	Opera	ation
124		ommand. Positions SIGN, of the accumulator data word
130	Generates a type octal com and 2, respectively, of the tain the "421" code.	mand. Positions SIGN, 1, accumulator data word con-
134	Generates a typewriter con SIGN and 1 through 5 of the decoded to perform one of s	accumulator data word are
	Data Bit	Operation
	SIGN 1 2 3 4 5	Space Black Ribbon Red Ribbon Index Return Tap
140	Generates an X plot comma	nd.
144	Generates a Y plot comman	d
150	Generates a Z plot comman	d.
154	Stores the configuration of sitions SIGN and 1 through word. (Data bit 1 stores in etc.)	
160	Generates a printer carriag tions SIGN and 1 through 5, lator data word contain the	respectively, of the accumu-
164	Generates a print octal com	nmand.
170	Generates a print BCD com	mand.
204	Positions 21 through 25 of t	10, P20, P10, P4, P2 and P1,
210		scretes to be generated. Dis- ively, are controlled by po- and 20 of the accumulator
214	Transfers the PROG REG A lator.	data word into the accumu-
220	Transfers the PROG REG B lator.	data word into the accumu-

Figure 2-11. PTC Internal CIO Operations (Sheet 2)

'	Α8	A7	A6	A5	Α4	А3	A2	Al	A9
		ĹΟ	CAT	101	117	SEC	TOR		R

Figure 2-12. Operand Address Layout




Figure 2-13. Memory Element Block Diagram




Figure 2-14. Ferrite Core Characteristics

2-102. The preceding paragraphs dealt with the operation of a single core. However, a single core can store only one bit of information while a core memory must store many bits and select each bit on command. This ability can be achieved by arranging cores in rows and columns as shown in figure 2-15. An X drive line passes through all the cores in two rows and a Y drive line through all the cores in two columns. The cores are held in place by the wires passing through them; the wires are fastened to a frame and the unit is called a plane. The cores are positioned on the drive lines in a pattern which puts the magnetic fields of adjacent cores 90 degrees apart; this eliminates interference between cores. The sense windings run parallel to the X drive lines and pass through all the cores in a segment of a plane. There are four segments to each plane, and the sense windings are interconnected as shown in figure 2-16. The sense winding is wound in a pattern which results in cancellation of "half-select" noise (discussed later).

2-103. The arrangement of cores into planes facilitates storing and addressing many bits of information, but still falls short of practicality, because only two bits can be addressed per plane. The Central Processor operates using "words" which comprise a number of bits, thus the memory must be expanded to store a complete word in each location. The expansion is accomplished by providing a separate plane for every two bits in each syllable of the word. (See figure 2-17.) The planes are stacked one above the other to form an "array" which accommodates a word of 13 bits and parity in each syllable. (See figure 2-18.)

2-104. Each plane has four separate sense windings: segments 1 and 2 for the even bits in both Syllables 0 and 1 and segments 2 and 1 for the odd bits in both syllables 0 and 1. (See figure 2-16.) Memory address register bit 5 controls sense amplifiers for two segments at a time while the buffer latches allow individual bits to be sensed. The problem, however, is encountered in attempting to restore the information back into memory. As presented up to this point, energizing drive lines switch all of the cores in the addressed location to the same state. There is (thus far) no provision for storing numbers which contain both "1's" and "0's". Therefore, another winding called an "inhibit" winding is wound through each quadrant of every plane to allow bits to be stored individually. The inhibit windings run parallel to the Y drive lines and carry the same current as the drive lines but operate only during the store cycles. During a store cycle, the drive lines attempt to switch every core in the addressed locations to "1's".




Figure 2-15. 6x6 Core Plane





Figure 2-16. Memory Sense Winding and Interconnection Block Diagram



However, any buffer storage latches containing "0's" energize the inhibit windings in the quadrant of the bit position selected. (See figure 2-19.) Inhibit current opposes the current in the Y drive line and cancels its effect. Thus the addressed cores in the inhibit quadrants feel only the half selected current of the X drive line and do not switch. Since the cores in the addressed locations were all switched to "0's" when they were read, any inhibit cores will simply remain in the "0" state.

2-105. Associated with the array are a number of special circuits which are required to operate it. Included in these circuits are the sense amplifiers, some special timing circuits, and the circuits which provide power to the drive lines and inhibit windings. These circuits vary widely from system to system and therefore are not included in the description of Core Memory Fundamentals. Detailed operation of the circuits used in this system are described in subsequent paragraphs.





Figure 2-18. Physical Layout of PTC Memory Array

INHIBIT WINDING AND INTERCONNECTION







Figure 2-19. Memory Inhibit Winding and Interconnection Block Diagram

- 2-106. The location of cores can be defined by the X and Y drive lines which pass through them. The circuits which operate the plane are controlled so that two X and two Y drive lines carry current through four cores at any given time. The two selected cores at the intersection of the X and Y drive lines in each plane receive the coincident current necessary to switch them. An odd and an even bit can therefore be selected in either syllable, in all core planes. The two non-selected cores that have both X and Y lines passing through them have equal and opposite currents which cancel each other. This method of selecting memory locations is called "coincident-current addressing." When a memory location is selected by coincident current addressing, the selected cores along each drive line receive the full current to select them. However, there are a number of other cores along each of the selected lines which receive one-half the current of the selected cores; these cores are called "half-selects". Although halfselect cores remain virtually at magnetic saturation, those containing "1's" will transmit small voltage spikes (called half select noise) into the sense winding. The sense winding is wired so that half-select noise from one core cancels that from another. Thus, half-selected noise cannot mask a "0" in the selected core.
- 2-107. MEMORY MODULES. The memory element is composed of two integral asynchronous memory modules, which operate under control of the memory control element. The modules are termed "integral" because each module is a complete memory in itself. Included in each module are a core array and all the circuits required to transfer information to and from it. Asynchronous refers to the fact that the timing signals within a module are not in synchronism with the other module in the Central Processor. When information is to be transferred to or from the memory element, the Central Processor delivers a "sync" impulse to the selected module, waits a reasonable time for the module to perform the transfer, and then continues assuming that the transfer is complete. During the memory cycle, the memory control element provides signals to the memory element which control addressing and determine the direction of transfer.
- 2-108. Figure 2-20 is a block diagram of a memory module showing all the circuits it comprises. The memory drive controls (upper left) receive the sync impulse from the Central Processor and convert it to a series of read or store timing pulses. The timing pulses turn the Memory Address Drivers and Inhibit Drivers on and off and strobe the Sense lines in the array. Addressing signals from the memory control element select one X and two Y drive lines by conditioning an X driver and return and a Y driver and return. When the timing pulses occur, the conditioned memory address drivers pass coincident current pulses through the selected drive lines to switch the cores in the addressed location. Diode matrices provide isolation between drive lines and return lines. A temperature controlled current regulator adjusts the memory address driver current to produce the optimum current output for the prevailing temperature in the array. A temperature sensing element near the array develops the inputs for the temperature controlled current regulator.
- 2-109. Static control signals from the memory control element determine whether information will be read or stored by conditioning the memory drive controls to produce the appropriate series of timing pulses. If information is to be read, a series of read pulses is generated causing the memory address drivers to switch all the addressed cores to ''0's''. Read timing includes a strobe pulse, for the sense amplifiers, which is delayed from the drive current to allow for the inductive reactance of the windings through the array. If the purpose of the read cycle is to clear the addressed location so that new information may be stored in it, the strobe pulse is inhibited and the sense amplifiers produce no outputs.

and the second of the second o



V-2-35

- 2-110. If a store cycle is required, the timing pulses produced by the memory clock drivers reverse the polarity of the memory address driver outputs. The memory address drivers then attempt to drive all the addressed cores to "1's"; however, the store pulses are also routed to the inhibit drivers. Any inhibit drivers conditioned by "0's" in the memory buffer register will produce an output opposing the Y drive current. Inhibited cores feel only the X half-select current and, therefore, remain in the "0" state.
- 2-111. Core Array. A memory module is built around a torodial core array with a capacity for storing 4,096 28-bit Central Processor words. The core array, figure 2-17, is a stack of 16 memory planes, 128 cores wide and 128 cores long. Each plane stores two bits of information, an odd bit and an even bit, for every location of the two syllables into which the Central Processor is divided. The array is electrically split into two 8 plane modules. The modules are stacked one on the other and are physically and electrically independent of each other. Each array is described as being divided into syllables, and the two halves of the array are called "Syllable 0" and "Syllable 1". Each syllable contains 4,096 14-bit locations which are defined by the X and Y drive lines passing through them.

The Y drive lines are connected between sides B and D of the planes and are numbered as shown on figure 2-21. The X drive lines are connected between sides A and C of the planes and are assigned specific numbers also. The Y drive lines as decoded determine syllable usage. Thus syllable selection is a part of the memory addressing scheme. Also wound through each plane are four sense windings and four inhibit windings. The sense windings run parallel to the X drive lines, and the inhibit windings run parallel to the Y drive lines.

- 2-112. Short pins protruding from all sides of the planes facilitate connections to the planes and interconnections between planes. The sense and inhibit windings are connected to pins, four pairs per plane, as shown on figures 2-16 and 2-19. Drive lines enter plane 1 from diode boards, and are then jumpered to plane 2. After passing through plane 2, they are jumpered to plane 3. In a similar fashion they weave their way down through plane 7. The lines exit plane 7, circle around via jumper boards, re-enter the plane on the same side, and weave their way up through the 7 planes. The drive lines exit plane 1 and are connected to the diode board.
- 2-113. To reduce congestion, adjacent drive lines enter from opposite directions. Thus drive currents in adjacent lines flow in opposite directions. (See figure 2-21.) The four pairs of inhibit windings then enter the planes at one side; each pair weaves it way back and forth through one quadrant of the plane. (See figure 2-19.) Consequently inhibit current reverses direction with each pass across a quadrant of the plane so as to always oppose Y drive current in that quadrant during store cycles. Drive current for both X and Y is provided by the memory address drivers; the direction of the drive current is controlled by the memory drive controls.
- 2-114. Memory Control. (See figure 10-28, sheet 25, and timing charts, figures 2-22, 2-23, 2-24 and 2-25.) Memory has the capability of performing four operations: reading syllable 0, reading syllable 1, writing syllable 0 and writing syllable 1. The readwrite operations begin with the memory control circuits. A latch output level which starts all read-write operations is the SINK level. The SINK latch is set when initiating a read-memory during instruction time (A-13-Y time) or a read-memory during operation time (B-2-Y time or C-2-Y time), providing the read level (-Y RD) is present. The read level is present during memory operate (MOP) time when the operation decoded is not a store operation. The SINK latch is set when (1) initiating a write-into memory for storing into syllable 1 during A-2-Y time or (2) storing into syllable 0 during




Figure 2-21. Memory Array Diode Jumper Schematic (Sheet 1 of 2)




Figure 2-21. Memory Array Diode Jumper Schematic (Sheet 2)

- C-2-Y time (3) or to force syllable 1 to zeroes during C-12-Y time. A read SINK is developed during memory operate at A-7-Z time for reading an instruction out of memory; during memory operate, a write SINK is developed at A-Z-10 time for restoring the instruction back into memory. A read or write SINK is initiated during memory operate and B-12-Z time either to read data from syllable 1 or to force syllable 0 into a store zeroes condition.
- 2-115. Memory operate (MOP) is a conditioning level which allows memory to operate. The absence of MOP causes memory timing to be inhibited. The MOP level is present at all times except when any one of seven gates (see figure 10-28, sheets 25 and 8) is conditioned. The gates are conditioned as follows:
- 1. When a change data sector (CDS) instruction, a transfer if minus (TMI) instruction, or a shift (SHF) instruction (OP1 NOT, OP3 and OP4) is decoded.
- 2. When in computer single step (CST) at 6 through 13 A time. (Instructions are prevented from being read.)
- 3. When in memory load (RUN NOT) at 6 through 13 A time. (Instructions are prevented from being read.)
- 4. When an interrupt (INT) is programmed at 6 through 13 time.
- 5. When a HOP is programmed during memory load.
- 6. When the operation code for an absolute transfer (TRA = OP1 NOT, OP2 NOT and OP3) is decoded.
- 7. When the operation code for a transfer if not zero (TRZ = OP1 NOT, OP2 NOT and OP4) is decoded.
- 2-116. During self-check, the FREE RUN SS level allows generation of MOP so that memory timing checks can be performed.
- 2-117. MEMORY MODULE SELECTION. Memory module selection circuits select data or instructions from a specified memory module. Data module and instruction module latches under control of the processor determine which module will be selected for data and instructions. Either memory module A or memory module B is started by means of a SYNC A or SYNC B starting pulse. (See figure 10-28, sheet 25.)
- 2-118. SYNC B is developed from either of two gates. One gate is conditioned by the output of the data module latch (DM1) during operation time (PAD, i.e., phase A delayed time). The gating level of SYNC B is a latch output which occurs from W to Z time with each SINK.
- 2-119. The other gate is conditioned during instruction time (PAD NOT) providing the residual sector is not selected (A9 NOT) when reference is made to memory B for an instruction word (IM1). The gating level in this case is the same as above, i.e., a latch output which occurs from W to Z time with each SINK.
- 2-120. SYNC A is developed similarly to SYNC B. The only difference is that the conditioning levels for selecting memory module A sync (sync A) are either DMO or IMO latch outputs. A case unique only to memory A is the development of a SYNC A when the residual sector is selected by address Bit A9 during operate time (PAD NOT). The gating level is the latch output which occurs from W to Z time with each SINK.

- 2-121. Memory Drive Controls. The Memory Drive Controls cause generation of timing pulses which gate information in and out of the array. During read cycles, read current pulses are gated out of the memory address drives and the sense amplifiers are strobed at the proper time. During the store cycle, pulses of store current are gated out of the memory address drivers and the selected inhibit drivers are turned on and off. Included in the memory drive controls are a binary counter which develops a read or write gate (RD-WRA) and an inhibit gate (INHIBIT GATE), five memory read or write delay circuits for proper sequencing of selection circuits, and a strobe gate. (See figure 10-28, sheets 24 and 27.) These circuits produce a series of read timing pulses and a store pulse sequence. A read memory (RDM) latch output (figure 10-28, sheets 25 and 24) in the Memory Control Element determines whether a read gate or write gate will be activated by each SYNC pulse.
- 2-122. Operation of a read cycle and a write cycle is identical, except for the strobe gate which applies only to read. Figures 2-22, 2-23, 2-24 and 2-25 show the timing of a read cycle, a write cycle and a strobe cycle. A memory cycle is initiated when the SYNC pulse starts the binary counter which produces a read or write gate (RD+WR). The read or write gate develops read or write delays. (See figure 10-28, sheet 24.) The read or write delays when gated by the read gate (RD GATE) control the timing and pulse width of the "read current" by timing the memory drivers on and off. The strobe gate, STROB, (figure 10-28, sheet 27) enables the memory sense amplifiers to sense the output of the cores at the proper time. The STROB output is normally a "1" level and is momentarily switched to "0" by the positive transition of the 2.25 read or write delay (RD+WR DLY 2.25) during sense amplifier enable time. When the outputs of the cores are not to be sensed, i.e., during a store operation, the inhibit strobe (STROBE INH) signal is enabled. When STROB INH is a "1" the strobe gate produces no output; consequently the memory sense amplifiers are not enabled and do not sense the core outputs. If a store cycle is required, the SYNC pulse starts the binary counter which produces the RD+ WR gate. The RD+ WR gate is developed just as in the read cycle. A write gate (WR GATE), however, controls the timing and pulse width of the write (store) current. Like the read, the memory address drivers are turned on and off. There is however a reversal of polarity of the memory address drivers, producing "store current" instead of "read current".
- 2-123. SYLLABLE SELECTION. (See figure 10-28, sheets 25 and 26.) The syllable select circuits determine which syllable of the memory will be addressed with each memory cycle. Syllable selection is determined by the SYL1 latch. The SYL1 latch is controlled by four gates in the sequence as follows:
- 1. A C-6-Z time the SYL1 latch is set which forces selection of SYL1.
- 2. At the following A-6-Y time the SYL1 latch is reset, if the syllable 1 control latch (SYLC1) is reset. SYLC1 if reset allows reading of instruction from syllable 0. If the SYLC1 latch is set at A-6-Y time, an instruction is read from syllable one.
- 3. At the following A-13-Y time, SYL1 latch resets or remains reset if already in the reset state. This allows syllable zero to be selected for a data read or store operation.
- 4. At the following B-6-Z time, if reading from memory (read level present) SYL1 latch is set and syllable one selected. If a store operation is underway syllable zero remains selected since SYL1 latch was previously reset.
- 5. At C-6-Z time, forced selection of syllable one is effected and the sequence of syllable selection is started again.




Figure 2-22. Memory Timing




Figure 2-23. Central Processor Phase A Memory Timing




Figure 2-24. Central Processor Phase B Memory Timing




Figure 2-25. Central Processor Phase C Memory Timing

- 2-124. The syllable select latch outputs are ANDed with the read and write gates to form the memory drive controls. (See figure 10-28, sheet 26.) The memory drive control levels, write syllable 1 read syllable 0 (WR SYL1 RD SYL0) and the read syllable 1 write syllable 0 (RD SYL1 WR SYL0) for either memory A or B are developed as follows:
- 1. WR SYL1 RD SYL0 is developed when either the SYL1 latch is set coincident with the write gate (WR GATE) or when the SYL1 latch is reset coincident with the read gate (RD GATE).
- 2. RD SYL1 WR SYL0 is developed when either the SYL1 latch is set coincident with the RD GATE or when the SYL1 latch is reset coincident with the WR GATE.
- 2-125. MEMORY ADDRESSING (See figure 2-26.) Random access to memory's contents facilitates variation in the programmed instruction sequence and processing similar data with a common program sub-routine. The system for specifying the location of information in the memory is the addressing scheme. A complete memory address specifies a memory module, a syllable within a module, a sector within the syllable and a location within the sector. The syllable selection applies to both modules. the sector address applies to both syllables of both modules, and the location address applies to all sectors of both syllables of both modules. But this is not yet a true picture of the memory addressing scheme because modules are not addressed in the usual sense. Instead a sector address and location address are combined in the memory address decoders to develop X-Y coordinate selection signals. These signals along with syllable selection signals, are applied to the memory address drivers of each module. The module is addressed by routing the sync impulse which initiates a memory cycle to only the selected module. Module SYNC selection has been previously described and the remainder of this discussion is limited to correlating the sector and location addresses to the X-Y coordinate of the array.
- 2-126. Two 4-bit registers in the processor store separate sector addresses for instructions and data words. The instruction sector register is used during instruction time and the data sector register during operation time. The content of these registers is changed at intervals in the program by special instructions located at appropriate points in the instruction sequence. The sector register latch outputs provide gated control levels which develop into A10, A11 and A12 memory address bits and augment a single 9-bit address register thereby selecting individual locations within the selected data or instruction sector. The address register is loaded twice per Central Processor cycle, once at the beginning of instruction time and again at the beginning of operation time.
- 2-127. The memory address decoders combine memory address register bits 10 through 12 (MAR10-12) developed from instruction sector, data sector and memory address registers in four 3-bit groups to form octal selection signals for the X-Y drivers. Figure 2-27 shows how the two addresses are combined and which set of X-Y drivers is selected by each 3-bit group. In the Lo X and Lo Y groups, octal values 0 through 7 select X and Y drivers 0 through 7 respectively; in the Hi X and Hi Y groups, the same values select X and Y drivers 00 through 70 respectively.
- 2-128. Notice that bit A9 of the memory address register overlaps the entire sector register in figure 2-27, part A. Bit A9 is a special purpose bit which provides the option of addressing data for one instruction from the residual sector instead of the preselected data sector. Because of its purpose, A9 is sometimes called the "residual bit". A "1" in bit A-9 appears to the memory address decoders as though the data sector register contained all "1's"; this overrides the registers actual content. The A9 option





Figure 2-26. Central Processor Memory Block Diagram

REGISTER	SECTOR ADDRESS					LOCATION ADDRESSES						
MEMORY ADDRESS REG	А9				A8	Α7	A6	A5	A4	A 3	A2	Αl
SECTOR REG (IS/DS)	MAR12 3	MAR11 2	MAR10	4								
X-Y DRIVERS	нгү		-	, LO 1	,		ні х		L	.о х		

PART A - MEMORY ADDRESS DECODING



PART B - TEMPERATURE CONTROLLED CURRENT REGULATOR

Figure 2-27. Address Decoding and Drive Current Regulation

is not available for addressing instructions; however, instructions can be read from the residual sector by selecting it with the instruction sector register. Similarly, the residual sector can be selected by the data sector register but this defeats the purpose of the A9 bit.

2-129. Both syllables of the array are identically divided because syllable selection is independently controlled and constitutes a separate facet of memory addressing. The sectors in each syllable are assigned the octal addresses 0 through 17; sector 17 in memory module 0 is designated the residual sector. Every sector is made up of 400 octal addresses, and all but the residual sector are assigned the same set of addresses, 0 through 377. The locations in the residual sector are assigned addresses 400 through 777.

2-130. The addresses assigned to the residual sector seem to contradict figure 2-27. But, in the figure, address bit A9 is excluded from the location address in order to show its correlation to the sector register. Thus, addresses 400 through 777 exceed the capacity of the bits which specify the location address. However, each instruction contains a 9-bit operand address and it is convenient to consider all nine bits in describing data addresses. Thus the addresses in the residual sector become 400 through 777.

2-131. MEMORY ADDRESS DECODERS - (See figure 10-28, sheet 23.) The memory address decoders process memory addressing signals from the processors program control and data control sections, into conditioning levels for the memory address drivers. These conditioning levels originate in the 9-bit memory address register (MAR1 through 9) and the two 4-bit registers, instruction sector and data sector registers. The nine latches in the memory address register reflect gated transfer register bits

for selection of data addresses. MAR9 latch of the memory address register has other controls. These controls are inputs IS4 and DS4 which are the high-order bits of the instruction and data sector registers, respectively. Input IS4 is sensed at A-7-Z time con-current with the instruction address transfer, and DS4 is sensed at A-13-Z time with the operand address transfer.

- 2-132. The three least significant bits of both sector addresses are developed into the hi-order octal selection bits of the Y-coordinate (MAR10, MAR11, MAR12 and inverses). Inputs are selected from the instruction sector register during instruction time and from the data sector register during operation time. During operation time (PAD NOT) when the residual sector is not selected (A9=0), DS1, DS2 and DS3 or their inverses are gated to form decode levels MAR10, MAR11 and MAR12 or their inverses, respectively. During instruction time (PAD), IS1, IS2 and IS3 or their inverses are gated to form decode levels MAR10, MAR11 and MAR12 or their inverses, respectively. When address bit A9 is a "1" during instruction time, MAR10, 11 and 12 bits are forced to "1" for residual sector selection regardless of contents of data sector latches.
- 2-133. Each MAR bit and its inverse is an input to a power inverter (figure 10-28, sheet 29) which has four outputs. Two outputs go to driver circuits and two to return circuits for X and Y drive line selection.
- 2-134. Memory Address Drivers. The Memory Address Drivers develop the X and Y drive currents and provide a means for selecting X and Y drive lines. Thirty two composite circuits represented as OR circuits on figure 10-28, sheet 29, are divided into two groups. There are 16 for X and 16 for Y, which implement a coincident current addressing scheme. Each group drives through a diode matrix (figure 2-21) to maintain isolation between drive lines. The memory address decoders develop the selection signals which condition an X drive and return circuit and a Y drive and return circuit at one time. The output of an X or Y driver is a "1" when all inputs are "0", and the output of an X or Y return is a "0" when all inputs are "0". When selected, the drivers produce coincident pulses of either read or store current through one X and one Y drive line. The five inputs to the memory address drivers are the memory address register bits (MAR and MAR NOT) and the memory drive control gates (read and write).
- 2-135. The logical layout of the PTC memory drive lines is illustrated on figure 2-28. When decoded, bits 1, 2 and 3 of the memory address register select $10_{\,\delta}$ X drive lines in both the even and odd half of memory. The next three bits decoded (4, 5 and 6), select one X drive line in both the even and odd halves of memory. The $10_{\,\delta}$ X lines selected are called the units drive lines while the single line selected as a result of the higher bits decoded is called the eights selection. The eights X drive line completes the path for current flow with one of the selected units X drive lines. It is readily seen that there are therefore 100 octal (0 through 77) X drive line selections possible in each half (odd and even) of memory. There are four gates originating in the memory timing controls which control X drive line selections for either reading or writing. They are the write syllable 1 read syllable 0 gate (WR SYL1 RD SYL0), the read syllable 1 write syllable 0 gate (RD SYL1 WR SYL0), the read 1 write X gate (RD1 WRX DRIVE) and the read 2 write Y gate (RD 2 WRY DRIVE). These gates are discussed in later paragraphs.




Figure 2-28. Logical Layout of Memory Drive Lines

- 2-136. The units and eights method for selecting Y drive lines is the same. Memory address register bits (7, 8 and 9) and (10, 11 and 12) are used for units and tens drive line selections respectively. There is however a major variation. Instead of odd even bit selection, syllable selection (either 1 or 0) is made through the Y selection gates. The syllables are selected as a result of control gates which have their origin in the memory timing controls. They are the write syllable 1 read syllable 0 gate (WR SYL1 RD SYL0), the read syllable 1 write syllable 0 gate (RD SYL1 WR SYL0), and the read 2 write Y gate (+ URD2 WRY). (To be discussed later.)
- 2-137. In both the X and Y drive lines, read current flows in the opposite direction to write current. This allows selections of the same cores using the same drive lines but different drive sources. Figure 2-29 illustrates core selection for address location 00 during both read and write. The two selected cores in address 00 are in the corners of the plane where X and Y drives intersect. Note that the current flows from the return (RET) to the driver (DR) in every case and that half currents (in both X and Y) in the two corner cores are aiding while the coincident currents in the other two cores are opposing thereby cancelling each others effect. All other cores shown are half-selects.
- 2-138. Core locations for addresses that follow in the next higher order are not in close proximity to those in address 00. If it is desired to find the physical location of the cores in other address locations, find the X and Y drive lines (figure 2-21) from the decoded memory address bits. The locations where X and Y drives intersect and their currents are aiding reflects the address selected cores.
- 2-139. Temperature Controlled Current Regulator. (See figure 10-28, sheet 26.) The switching characteristics of ferrite cores are subject to change with variations in temperature. The temperature controlled current regulator continuously adjusts the X and Y driver output current to the optimum value for the temperature in the array. A shunt resistance (R) is controlled by thermal switches, which effectively changes the value of current supplied by the 40 watt current source. Decreases in memory ambient temperature require increases in drive current. As the temperature decreases, three resistors are successively shunted across a 40 watt current limiting resistor via thermal switches TH1, TH2 and TH3, thereby decreasing its resistance and permitting more current to flow. Thermal switches TH1 TH3 open successively as the temperature increases thereby effectively increasing the resistance which decreases the drive current. (See figure 2-27, part B.)
- 2-140. The current developed passes through the selected X and Y drive lines at the times dictated by the read write delays. The X drive current, called read 1 write X drive (RD 1 WRX DRIVE), starts earlier than the Y drive current (RD2 WRX DRIVE) to eliminate possible noise from simultaneous starting of X and Y drive currents.
- 2-141. Inhibit Drivers. The Inhibit Drivers facilitate storing each bit of an addressed memory location separately, by preventing cores which are to contain "0's" from being switches to "1's". Twenty-eight inhibit drivers (four per plane), such as the one shown in figure 2-30, are provided to drive the seven active planes of each memory array. During store or restore cycles, inhibit drivers conditioned by "0's" in the memory buffer registers develop current pulses equal in magnitude but opposing the Y half-select current. Memory timing causes inhibit drivers to turn on and off so that inhibit current overlaps the Y drive current. Thus, addressed cores in inhibited planes supply only the X half-select current and are not switched.




Figure 2-29. Core Selection for Location 00 During Read and Write




Figure 2-30. Inhibit Winding and Driver

Two signals condition an AND circuit which controls the turning on of each inhibit driver. They are the memory buffer register latches (bit = "0") and an inhibit (INH) level developed from memory timing controls. The INH level occurs for the syllable selected when the INHIBIT GATE is present. The INHIBIT GATE, a latch output level, is developed at each SYNC and Y time prior to the setting of the RD+ WR latch. (See figure 10-28, sheets 24 and 27 and figures 2-23, 2-24 and 2-25 for inhibit circuits and timing.) The INHIBIT GATE latch is reset every read memory time; therefore, an inhibit operation can take place only during a write time.

2-142. Memory Sense Amplifiers. (See block diagram, figure 2-26, for the overall sense amplifier scheme and figure 10-28, sheets 27 and 28 for particulars.) The memory sense amplifiers discriminate between "1's" and "0's" at the outputs of the memory plane segments sense windings. A separate memory sense amplifier (figure 2-31) is provided for each of the four segments of each plane of the array; thus, each bit of each syllable is sampled individually. Upon sensing a "1" in the sense winding, the memory sense amplifier delivers a timed output to the memory buffer latch corresponding to the bit which was sensed.




Figure 2-31. Memory Sense Amplifier and Winding

- 2-143. The input stage to the memory sense amplifier is a differential amplifier (SA); thus the circuit senses both positive and negative "1" outputs from the sense winding when enabled by bit A5 for proper segment selection (A5 = "0" enables segment 1, and A5 = "1" enables segment 2). The outputs of the differential amplifier are coupled to an output switching stage which is controlled by the input of a strobe gate (SA STROBE). The output switching stage (SA DET) is a strobed Schmitt trigger that produces a "1" output only when its associated sense amplifier senses a "1" and the strobe input is a "0". The SA STROBE is an inverted and amplifier STROBE. STROBE is a "1" during coincidence of decoded store operation and the 2. 25 and 1. 75 RD+ WR DLY.
- 2-144. Memory Buffer Register. (See figure 10-28, sheet 21.) The memory buffer register is an intermediary register consisting of 14 latches which regulate information flow into and from the memory.
- 2-145. Computer memory readout is destructive: as data is read from the memory, the applicable memory bits are all driven to "0". The buffer registers hold the data read from memory long enough so that it can be read back in, thereby making the memory readout effectively non-destructive.

- 2-146. In addition to saving the memory from progressive obliteration, the memory buffer registers feed memory data to the transfer register and receive data to be stored in memory from the transfer register.
- 2-147. Each of the memory buffer latches is similar. A typical buffer latch with input controls and outputs is shown in figure 2-32.
- 2-148. Each memory buffer latch is controlled either manually or automatically (normal operation). The manual loading of the memory buffer register is a self-check device and its use is available only when the timing is stopped.
- 2-149. When manually selected, the memory buffer register switches (MBR SW#) on the CE PANEL condition set gates of the corresponding buffer latches. The condition of each buffer latch and associated manual selection switch is indicated by corresponding lamps on the CE PANEL. All previous information is cleared from the buffer by a buffer reset (MBRST) level. The MBRST, a positive level, is caused by the set output of a control latch together with a gating level which stops CE PANEL timing. The control latch is set when the LOAD switch (MEM LOAD SW) is pressed; the CE PANEL timing is stopped when the SINGLE PHASE switch is actuated. MBRST is inverted to form control buffer resets 1 and 2 (CBR1 and 2) which clear all of the memory buffer latches. When the LOAD switch is released, an AND gate is conditioned and the set memory buffer 1 and 2 (SET MBR 1 and 2) gating levels gate all of the selected switch information into the memory buffer register. At the same time, the reset buffer register level is removed. The first Y time after clock pulses start, the control latch is now reset causing the gating levels to be removed and the reset levels to be reapplied.
- 2-150. The buffer latches are set in two ways while operating automatically (normal operation). Transfer register bits (TR#) are gated into the buffer with a set buffer register level (SBR X, Y or Z). The set buffer register level is implemented only during a store operation during clock times X, Y or Z as shown on figure 10-28, sheet 21. A memory buffer register latch is also set whenever the output of the corresponding sense amplifier reflects a "1" level. The memory buffer register is reset every bit gate 6 time or A-14 time.




Figure 2-32. Typical Memory Buffer Latch

- 2-151. Each buffer latch has two outputs. The memory buffer drive (MBR #DR) goes to the transfer register and parity check circuits whereas the memory buffer output (MBR #) is applied to the inhibit drivers.
- 2-152. The condition of the memory buffer latches is displayed on the CE PANEL as previously described. Memory buffer register information can also be displayed on the PROCESSOR DISPLAY PANEL if desired. (See figure 10-28, sheet 23.) Buffer register or transfer register information is gated into the data lamps by memory buffer indicator inhibit not (MBR IND INH NOT) or transfer register indicator inhibit not (TR INDINH NOT) levels respectively. The generation of either of these two levels is developed by manually actuating alternate action switches: memory register switch (MEM REG SW) or transfer register switch (TR REG SW) on the PROCESSOR DISPLAY PANEL.
- 2-153. MEMORY PARITY CHECK. (See figure 10-28, sheet 22.) The memory buffer register, broken into four parts, is checked for odd parity by four parity detector circuits. The detector circuit outputs, called memory buffer register parity levels 1, 2, 3 and 4 (MBRL 1, 2, 3 and 4), are inputs to another parity detector circuit which finally determines total buffer register parity. (Typical parity detector circuits are described in detail in a previous paragraph and a diagram of a parity detector circuit is shown on figure 2-3.) When an even number of one's are detected the resultant is an error buffer register parity level (EAP) output. An EAP is checked for by a parity check latch. The checking time of the parity check latch is two clock pulses in duration at read memory time from A-10-Y, B-2-Y or C-2-Y times. If the error is coincident with the error check time, a PARITY ERROR latch is set and an error indicator lamp is lit on the CE PANEL.

2-154. DATA CONTROL ELEMENT LOGIC CIRCUITS.

- 2-155. TRANSFER REGISTER. (See figure 10-28, sheet 9.) The transfer register is a 13-bit shift register which receives from and sends inputs to the memory buffer register, arithmetic element, and the Memory Loader/Data Display. Figure 2-33 is a block diagram of the transfer register which consists of 19 latches connected in series. Serial inputs are applied to the TR1 latch and from there shifted bit-by-bit into the register. The serial inputs are DIN, HOPC1, and AI 1. DIN is the input from the Memory Loader. HOPC1 is the output of the automatic HOP save circuit and is gated into the transfer register for a STO 7768 or 7778 command (SSS). The 26 bit data word appearing on the AI 1 line is gated into the transfer register during a store operation unless the operand address is 7768 or 7778 (STACC). The instruction counter bits appearing on the AI 1 line are gated into the transfer register every central processor cycle from C-14 time to the following A-7 time.
- 2-156. Data is transferred in parallel into the transfer register from the memory buffer register (MBR1 DR through MBR13 DR). The data is transferred into the corresponding transfer register latches TR1 through TR13 at X time, except for latches TR2, TR4, TR7, and TR10 which have data shifted into them at Y time. These latches are loaded at Y time to avoid a double read-in.
- 2-157. The transfer register also receives parallel inputs from the external control element INTIME, and FORCE A1 through FORCE A4. These signals are generated during an interrupt operation and form a code which is loaded into latches TR5 through TR9. This action allows one of the residual addresses 4008 through 4178 to be loaded into the transfer register.




Figure 2-33. Transfer Register

- 2-158. TRANSFER REGISTER CONTROL LOGIC. (See Figure 10-28, sheet 8.) The transfer register control logic consists of the transfer register control latches SRTR, CLTR, and TBR, and the parity counter.
- 2-159. Transfer Register Control Latches. The control latches determine when data is shifted into, through, or out of the register (SRTR), when the register is cleared of data (CLTR), and when data is loaded into the register in parallel (TBR).
- 2-160. When the SRTR latch is set, data may be shifted into and through the register, or data in the register may be shifted out through the TRS latch. Stored data is shifted out of the TRS latch from B-3-Y time to the following A-7-Y time except when a TNZ, TMI, or TRA operation is being performed (TTT = "O"). When a TNZ, TMI, or TRA operation is being performed data is shifted out of the TRS latch starting at B-5-Y time. During a STO operation data is shifted into the transfer register from B-1-Y time to the following A-7-Y time. When the Central Processor operation is halted (RUN NOT = "1") and OP 2 = "1", the SRTR latch is reset at A-2-Y Time.
- 2-161. When the TBR latch is set, data is transferred from the memory buffer register into the transfer register. The instruction word is transferred at A-11 time. Syllable 0 and Syllable 1 of the data word are transferred at B-3 and C-2 times respectively.

- 2-162. When the CTRL latch is set the transfer register is cleared as follows:
- 1. At A-8-Y time prior to transfer of the instruction word from memory.
- 2. At A-14-Y time prior to the transfer of a data word from memory except when a TNZ, TMI, or TRA operation is being performed (TTT = "0").
- 3. When central processor operation is halted (RUN NOT = "1") and OP2 = "1" at A-2-Y time.
- 2-163. Parity Counter. The parity counter assigns parity bits by making all syllables have "odd" parity. Odd parity means that the total number of "1's" in a syllable is odd. The parity counter "counts" the number of "1's" in a syllable and adds a "1" as necessary, so that the total number of "1's" is an odd number. Thus, if the total number of "1's" is even, the parity counter adds a bit; if odd, no bit is added. The parity counter operates during a Store operation when data is loaded into the memory.
- 2-164. The parity bit counter consists of a binary counter whose outputs are PDD and PDD NOT, control latch CKP, and parity bit storage latch PAR. The binary counter is set every central processor cycle at A-1 time. During a store operation, bits are read into the transfer register during B and C times. As syllable zero bits 25 through 13 are shifted out of the TR1 latch into the TR2 latch, the bits are also read into the binary counter and the PAR latch. The PAR latch is unaffected by bits 25 through 14 because the input gates are closed (SBRZ = "0"). The first "1" out of TR1 clears the binary counter indicating that the total number of bits is odd and an odd parity bit is not needed. The next "1" sets the binary counter indicating that an odd parity bit is needed. Thus the first, third, fifth, etc. "1" resets the binary counter, while the second, fourth, sixth, etc. "1" set the binary counter.
- 2-165. When the last bit in syllable zero is read into the TR1 latch (bit 13 at 14 time) the entire syllable zero is stored in the transfer register. Syllable zero is now ready to be transferred to the buffer register. This transfer occurs at B-14-Z time when SBRZ = "1". The parity of the low order half of the data must be assigned prior to the transfer. At B-14-W time the binary counter contains the parity "state" of the first 12 bits of data. The TR1 latch contains bit 13 of the data word. These two pieces of information are applied to the set gates of the PAR latch. Two conditions may exist which necessitate a parity bit to be assigned to the syllable of data: if the number of "1's" in the first 12 bits is even (PDD = "1") and TR1 = "0", thus making the total even; or the number of "1's" in the first 12 bits is odd (PDD = 0) and TR1 = "1", also making the total even. When SBRZ = "1" both conditions will set the PAR latch and assign a "1" to the parity bit of the data placed in the memory. At the same time SBRZ will initialize to the zero, or even bit, condition. Note that parity is checked anytime data is shifted into, or out of, the transfer register (SRTR "1" sets CKP = "1"). However, only a Store operation can set SBRZ = "1".
- 2-166. PROGRAM CONTROL ELEMENT LOGIC CIRCUITS.
- 2-167. ADDRESS REGISTER. (See figure 10-28, sheet 17.) The address register stores instruction or data word addresses while the selected word is read from memory. During an instruction word time, the address register stores the instruction address (from the instruction counter) to select the instruction word address; the operand address portion of the instruction word, stored during data word time, is used to select the data word address.

- 2-168. The address register consists of nine latches, A1 through A9. Latches A1 through A8 select one of the 4008 memory locations in a sector; latch A9 determines whether the addressed data will come from a pre-selected sector, or from the residual memory. The addresses of selected memory locations are loaded into the address register from the transfer register. The address register outputs condition the address decoders in the memory control element and provide control to the LVDCME and LVDAME for PIO and CIO operations. The transfer address (TA) latch provides timing and control for the register.
- 2-169. The instruction address (from the instruction counter) is stored in the address register from A-8-W through A-13-X time. During this period, the addressed instruction is read from memory and placed in the transfer register. The operand address portion of the instruction is then transferred to the address register at A-13-Z time for storage while the data word is read from memory. The address register stores the data word address from A-14-W through the following A-7-X time. The address register is reset at A-7-Y and A-13-Y times, prior to storing the instruction and data addresses.
- 2-170. The TA latch is set during two different periods. The TA latch is set from A-7-X to A-8-W time, during this period the address register is reset at A-7-Y time and is loaded with the instruction address at the following Z time. The TA latch is set again from A-13-X to A-14-W time; at this time the address register is reset at A-13-Y time and is loaded with the word address at the following Z time.
- 2-171. OP CODE REGISTER. (See figure 10-28, sheet 18.) The four-bit OP code register stores the code of the commanded instruction while the instruction is executed. The OP code register outputs control the operation of the circuits which execute the instructions.
- 2-172. The OP code register, loaded by the transfer register, stores the operation code from A-12-Y to A-5-Y time, nearly a full central processor cycle. Operation of the register differs slightly during a computer single step operation.
- 2-173. The single step (CST) signal generated in the external control element during C time of the selected central processor cycle, forces a TNZ operation code (OP3) into the OP code register. The TNZ code disables memory because it requires no operand. The central processor then idles in this condition until the CST signal is removed allowing the next operation code to be loaded into the OP code register.
- 2-174. DATA AND INSTRUCTION SECTOR REGISTERS. (See figure 10-28, sheets 18 and 19.) The data and instruction sector registers store sector codes to select one of 16 memory sectors during operation and instruction times, respectively. Sector codes are loaded into both registers during a HOP instruction, the data sector register is also loaded during a change data sector (CDS) instruction. The registers store the sector codes until the next HOP (or CDS) instruction commands them to change.
- 2-175. The data sector (DS) and instruction sector (IS) registers each contain four latches. The HOP constant appears as a 26-bit serial output of the transfer register serial output latch (TRS) during B and C times. The data sector code emerges from the TRS latch from C-9 time to C-12 time and is loaded into the corresponding DS register latches at Z time. The DS register can also be loaded with the code contained in operand address bits A1 through A4 of a CDS instruction. These bits are stored in latches TR5 through TR8 of the transfer register and are loaded into the DS register at A-7-Z time (CDS TAZ). The DS latches are reset at the Y time preceeding the Z time at which they are loaded.

- 2-176. The IS register is loaded in the same manner as the DS register with the following exceptions. The IS latches are set and reset only during a HOP instruction. The instruction sector code occupies a different position in the HOP constant than the data sector code and consequently requires different timing signals to accept it. The IS register is loaded at bit times B-5-Z through B-8-Z.
- 2-177. DATA AND INSTRUCTION MODULE REGISTERS. (See figure 10-28, sheet 19.) The data and instruction module registers control the selection of the memory modules during operation and instruction times respectively. Module codes are loaded into both registers during a HOP instruction; the data module register is also loaded during a CDS instruction. The registers store the module codes until the next HOP (or CDS) instruction commands them to change.
- 2-178. The data module (DM) and instruction module (IM) registers each contain one latch. For a HOP instruction the data module code emerges from the TRS latch during C-6 time and is loaded into the DM latch at Y time. During a CDS instruction the DM latch is loaded with the code contained in operand address bit A5. This bit is stored in the transfer register TR4 latch and is loaded into the DM latch at A-7-Z time (CDS TAZ). The DM latch is reset at the Y time preceeding the Z time at which it is loaded.
- 2-179. The IM latch is loaded in the same manner as the DS latch with the following exceptions. The IM latch is set and reset only during a HOP instruction. The instruction module code emerges from the TRS latch during C-14 time and is loaded into the IM latch at Z time.
- 2-180. INSTRUCTION WORD SYLLABLE CONTROL LOGIC. (See figure 10-28, sheet 19.) The instruction word syllable control logic controls the selection of the memory syllable during instruction time. The instruction word syllable control logic consists of the SLYC1 latch and a control latch. The control latch is set when TRS = "1" at B-9-Z time (HOP constant syllable code = "1" or operand address A9 bit = "1"). The SLYC1 latch is then set at the next B-10-Z time, if a HOP TNZ, TMI, or TRA operation (UTR) is being performed. The control latch is reset every B-12-W time and the SLYC1 latch is reset at the Y time preceeding the Z time at which it is loaded.
- 2-181. HOP SAVER REGISTER. (See figure 10-28, sheet 20.) The HOP saver register assemblies a HOP constant; stores the HOP constant for approximately one Central Processor cycle and when commanded by the central processor program enables the transfer register to accept the HOP constant for storage in memory. The HOP constant will not be stored in memory unless a store instruction is given with an address of 7768 or 7778. The HOP constant register consists of a storage register and two serializers.
- 2-182. The storage register consists of 19 latches which are loaded with the HOP constant at A-14-Z time as follows:
- 1. Latches HIC1 through HIC8 are loaded from accumulator latches DLA 8, DLA 9, DLA 10, DLA 12, DLA 13, DLA 14, DLA 16, and DLA 17. These latches contain the instruction counter code.
- 2. Latches HDS1 through HDS4 are loaded with the data sector code contained in the data sector register.
- 3. Latches HIS1 through HIS4 are loaded with the instruction sector code contained in the instruction sector register.

4. Latches HDM1, HIM1, and HSYCL1 are loaded with the data module, instruction module, and instruction syllable codes respectively contained in the data module register, instruction module register, and instruction word syllable control logic.

The storage register latches are reset at the X time preceding the Y time at which they are loaded.

2-183. The outputs of the storage register latches are gated into the serializer which produces the HOPC1 signal by Z clock pulses during B and C times. The outputs of the sector and module registers and the instruction word syllable control logic are gated into the serializer which produces the HOPTL signal by Y clock pulses during B and C times. Figure 2-34 shows the order in which the information appears on the HOPC1 and HOPTL lines.

Dit Cata	нс	PC1	HOPTL		
Bit Gate	Phase B	Phase C	Phase B	Phase C	
BG1		HDM1			
BG2					
BG3	HIS1				
BG4	HIS2	HDM1	IS1		
BG5	HIS3		IS2	DM1	
BG6	HIS4		IS3		
BG7	HSYLC1	HDS1	IS4		
BG8	HIC1	HDS2	SYLC1	DS1	
BG9	HIC2	HDS3		DS2	
BG10	ніС3	HDS4		DS3	
BG11	HIC4			DS4	
BG12	HIC5	HIM1			
BG13	HIC6			IM1	
BG14	HIC7				

Figure 2-34. HOP Saver Serializer Outputs

- 2-184. INSTRUCTION COUNTER. The instruction address is incremented in the arithmetic element and stored in the unused portion of the accumulator register. The instruction address consists of nine bits but only eight bits are stored in the accumulator register. When the instruction address is transferred to the address register from the accumulator register to select an instruction, a "0" is forced into address register bit A9 position. The instruction address is increased by one each instruction time during normal operation. The instruction address is not increased after the commanded instruction is completed during computer single step (CST) operation. The instruction address is changed during a transfer operation; the instruction address currently stored in the accumulator-register is dropped and the transfer instruction operand address is loaded into the unused portion of the accumulator register. The instruction counter is actually part of the arithmetic element.
- 2-185. The instruction address is incremented by forcing a "1" into the C latch (figure 10-28, sheet 10) forcing the BOR latch to "0" during A time, and adding these two values, at the add-subtract circuit to the least significant digit of the instruction address when the bit arrives at A14. The subsequent address bits are also added with the C and BOR latch values but the C latch is reset when the first "1" of the instruction address reaches A14. (See arithmetic element for description of the add-subtract circuit.)
- 2-186. During normal operation, the C latch is reset when the first "0" of the instruction address is read from the accumulator register A14 latch. (A14 NOT equals "1" to reset the C latch.) The C latch operation differs during CST operation.
- 2-187. The instruction address is also prevented from increasing during a CST operation while CST equals "1". The C latch is repeatedly reset at A-2-X time when CST equals "1" to keep instruction address from increasing. To select the next programmed instruction during CST operation the externally controlled CST level becomes a "0" momentarily to allow the instruction address to increase by one.
- 2-188. The accumulator register stores the instruction address after the results of the arithmetic computations. The accumulator circulates the instruction address in the same manner that the arithmetic computations are circulated. The instruction address is loaded into the accumulator automatically by the add circuit and also, during transfer operations, by the transfer register serializer (TRS). The accumulator also supplies the transfer register with the instruction address to select programmed instructions.
- 2-189. During a transfer operation, the transfer instruction operand address is serialized through the transfer register and TRS latch to load ACC1 of the accumulator register. During this period, UTR equals "1" and UACCO equals "0" to enable TRS to load the new instruction address and inhibit the currently stored instruction address at ACCO. The ITR and UACCO levels originate at the same latch so can never equal "1" simultaneously. UACCO equals "1" during nontransfer operations to enable the current instruction address to be circulated through the accumulator. The AI1 latch of the accumulator register sequentially loads the TR1 latch of the transfer register with the instruction address during bit times C-14 through A-7. The instruction address, while stored in the transfer register, selects the next programmed instruction.

- 2-190. ARITHMETIC ELEMENT LOGIC CIRCUITS.
- 2-191. The Arithmetic Element performs the following general type of operations:
- a. Arithmetic (addition, subtraction and shifting).
- b. Logical extraction.
- c. Stores new operand and a new instruction counter (previously described).
- d. Modifies the stored instruction counter.
- 2-192. The Arithmetic Element consists of the following:
- a. Accumulator Control Circuits (Accum Control)
- b. Add/Subtract Circuit (A/S)
- c. Accumulator Register (Acc Reg)

The A/S Circuit and Acc Reg make up an accumulator which performs the arithmetic and logic operations and stores the results. The Acc Reg stores two pieces of data: the results of the arithmetic operation, called the stored operand, and the instruction counter.

- 2-193. The Accum Control Circuits provide timing and conditioning gates for the A/S and Acc Reg circuits. (The conditioning gates are instruction oriented.)
- 2-194. The A/S Circuit performs the following arithmetic and logical extraction operations:

Addition	(ADD)	
Subtraction	(SUB)	Arithmetic
Reverse-Subtraction	(RSU) (Arthmetic
Clear-and-Add	(CLA)	
And	(AND)	Logical Estachion
Exclusive Or	(XOR)	Logical Extraction

In each of the preceding operations only the stored operand and the new operand are affected. During a CLA operation the stored operand is inhibited and the new operand enters the Acc Reg unaltered. Similarly, the input data from the input serializer and input data on the CIO data and PIO data lines enters through the A/S circuit and replaces the stored operand in the Acc Reg.

2-195. The Acc Reg is a circulating shift register which utilizes the A/S circuit to complete the loop. When no operations are called forth, the stored operand and instruction counter are continually circulated; the stored operand is unaltered and the instruction counter updated during each pass through the A/S circuit. A new instruction counter (required when performing one of the transfer operations) or a new instruction counter and HOP constant (which becomes the stored operand) may be entered directly into the Acc Reg when performing a HOP. Figure 2-35 shows the Acc Reg timing.




Figure 2-35. Accumulator Register Timing

2. TMI
3. TRA
4. PIO
5. SHF
6. CDS
7. CIO
8. TNZ
9. НОР
10. PRS 774 ₈ or 775 ₈
When the RAC latch is set, the contents of the Acc Reg are recirculated. The RAC latch is reset every A-14-Y time.
2-198. ZER Latch. The ZER latch stores the result of a check on the stored operand (ACCO). This check is necessary during TNZ and TMI operations. If the stored contents is not equal to zero or is negative (a "1" is present in ACCO), the latch is reset.
2-199. <u>UTR-UACCO Latch</u> . The latch may be set to UTR at B-10-Y time when the following instructions are set in the OP code register:
1. TNZ
2. TMI
3. HOP
4. TRA
Once the latch is set it cannot be reset until C-4-Y time. The period from B-10-Y time to C-4-Y time is the time when the instruction counter (A1 through A8) is available at the ACCO latch. During central processor single step, if the latch is set to UTR it is reset the following Z time.

2-196. ARITH CONTROL. The Arith Control circuits consist of the following three

2-197. RAC Latch. The RAC latch is set by the following instructions:

latches (figure 10-28, sheet 10):

a. RAC

b. ZER

1. STO

c. UTR-UACCO

- 2-200. A/S CIRCUIT. (See figure 10-28, sheets 11 and 12.) The A/S circuit consists of the BOR latch, C latch, and the A/S logic. This circuit performs the arithmetic operations and logical extractions previously mentioned.
- 2-201. BOR Latch. The BOR latch provides the one-bit storage needed to enter serial data from the transfer register (TRS), from the LVDCME or LVDAME (CIO DATA and PIO DATA), or from the input serializer (SCRS). The B latch also provides the entry point for the result during an RSU operation.
- 2-202. <u>C Latch</u>. The C latch provides a carry-borrow capability during arithmetic operations ADD, SUB, and RSU. The C latch remains set (or reset) as long as a carry-borrow (or no carry-borrow) is needed. The carry-borrow condition is always the result of the previous one bit summation.
- 2-203. A/S Logic. The A/S logic consists of the AND gates which are the inputs to the accumulator. These AND gates perform arithmetic computations.
- 2-204. ADDITION, SUBTRACTION, REVERSE SUBTRACTION, AND CLEAR AND ADD LOGIC DESCRIPTION. The A/S circuit (figure 2-36) serially adds or subtracts the contents of the accumulator (A14), the contents of the addressed memory location (B), and any carry (C) that develops from the previous bit summation. For each arithmetic operation the following equation is solved:
- 1. (ADD) A/S = AI4 + B + C
- 2. (SUB) A/S = AI4 (B + C)
- 3. (RSU) A/S = B (AI4 + C)
- 4. (CLA) A/S = B
- 2-205. Figure 2-37 shows the truth table for all combinations of values of AI4, B, and C required to solve equations 1. through 4. (Carry means the present value of carry that resulted from the last addition that will be used during this addition or subtraction; Next Carry means the value of the carry that will be used during the next addition or subtraction. The truth table shows that the values of A/S are the same for all addition and subtraction conditions of equations 1. through 4.




Figure 2-36. A/S Circuit, Simplified

			Sum or Remainder	ADD	SUB	RSU	
AI4	В	Carry	A/S	Next Carry	Next Carry	Next Carry	
0	0	0	0	0	0	0	
1	0	0	1	0	0	1	
0	1	0	1	0	1	0	-
1	1	0	0	1	0	0	A S R D U S
0	0	1	1	0	1	1	D U S →D B U
1	0	1	0	1	0	1	
0	1	1	0	1	1	0	
1	1'	1	1	1	1	1	

Figure 2-37. A/S Circuit Truth Table

NOTE

Clear and Add (CLA) is a special addition when AI4 and C are both forced to zero.

2-206. AND gates A37 through A40 define when A/S is a "1". Since the truth table for A/S is the same for ADD, SUB, and RSU, these gates are applicable for all three arithmetic operations. The gate which makes A/S = 1 when B = 1 and AI4 and C = 0 also applies to CLA. Thus, gates A37 through A40 apply for all four arithmetic operations.

2-207. The carry latch is designed to change state according to the conditions established by the truth table (figure 2-37). The arrows indicate the values of B, AI4 and carry which cause the carry latch to change state for each arithmetic operation. For example: on the second line of the truth table, if the carry latch is reset (carry = 0) and a "1" (AI4) is subtracted (during RSU) from a "0" (B) a borrow shall be generated (Next carry = 1). OP code OP2VN and OP3V defines four operations. However, the only operation that is performed by the A/S circuit is RSU. Since AI4 = 1 and B = 0 are possible conditions when the contents of the accumulator is recirculating, RAC NOT is applied to prevent a carry from being generated during a recirculating condition. The carry latch will remain set until the carry condition no longer exists.

2-208. XOR LOGIC DESCRIPTION. During an XOR operation the contents of the Acc Reg (AI4) and the contents of the addressed memory location (B) are ORed exclusively bit-by-bit. The result is stored in the Acc Reg. The Add-Subtract Element is used to perform the operation. The following Boolean equation expresses the conditions required for an exclusive OR:

 $A/S = AI4 \cdot BN + AI4N \cdot B$

The carry latch cannot be set during an XOR operation.

2-209. AND, LOGIC DESCRIPTION. During an AND operation the contents of the Accumulator (AI4) and the contents of the addressed memory location (B) are ANDed bit-by-bit. The result is stored in the Acc Reg. The A/S circuit is used to perform the operation. The following Boolean equation expresses the conditions required for an AND:

 $A/S = AI4 \cdot B$

2-210. ACCUMULATOR REGISTER. The Acc Reg is a 3-phase, circulating shift register which stores the results of arithmetic and logical extraction operations and stores and updates the value of the instruction address. The Acc Reg, in conjunction with the A/S circuit and Accum Control, perform LSD and MSD shift operations.

2-211. SHIFT LOGIC DESCRIPTION. 12 shift operations can be commanded by the program:

LSD-1	MSD-1
LSD-2	MSD-2
LSD-3	MSD-3
LSD-4	MSD-4
LSD-5	MSD-5
LSD-6	MSD-6

- 2-212. <u>LSD Shift</u>. An LSD shift operation is performed during a STO operation if the value of the A7 bit of the operand address = "0". Bits A1 through A6 of the operand address denote the number of positions the data word is shifted. The value of the SIGN bit appears in all the MSD bit positions vacated by the shift.
- 2-213. The LSD shift operation is controlled by the RT SH and SIGN CTRL latch. The RT SH latch is set at B-4-X. The accumulator register circulation loop will then be shortened as specified by operand address bits A1 through A6. The SIGN CTRL latch is set at Y time of the bit time the RT SH latch is reset. This latch allows the value of the sign to be retained in the MSD positions.
- 2-214. MSD Shift. A MSD operation is performed during a STO operation if the value of the A7 bit of the operand address is "1". As in an LSD shift, bits A1 through A6 of the operand address denote the number of positions shifted. The value of the sign bit is lost and "0's" appear in the LSD bit positions vacated.

- 2-215. The LF SH latch controls the LSD shift operation. This latch is set at B-4-X time. This latch controls the clocks which shift the data word through the accumulator.
- 2-216. EXTERNAL CONTROL LOGIC CIRCUITS.
- 2-217. START-STOP CONTROL. The central processor program start-stop operation is controlled by two externally provided signals; (1) HALT 1 (figure 10-28, sheet 7); and (2) NCST (figure 10-28, sheet 69). The HALT 1 signal conditions the RUN latch to control the central processor program start-stop operation during normal operation. The CST (Central Processor Unit single step) signal conditions the CST gate to control the processor start-stop operation during computer single step operation.
- 2-218. RUN Latch. (See figure 10-28, sheet 25.) The RUN latch is set each A-6-Y time and remains set until the processor is externally commanded to halt; then HALT 1 equals "1" which resets the RUN latch at A-6-Z time. During the periods that the RUN latch is set the processor is permitted to operate as programmed. The processor program is initiated when the RUN latch becomes set by a simulated HOP to 000 instruction since the syllable latch, module, sector, OP code and address registers contain "0's". A HOP constant is stored in memory location 000 to start the processor program.
- 2-219. When the run latch is reset the processor program is halted in the following manner. The run latch disables memory during phase A, consequently instruction words cannot be read from memory. The transfer register and in turn the OP code and address registers will be loaded with "0's"; thus commanding a HOP to 000. When the HOP code is loaded into the OP code register the HOP latch becomes set. When both HOP and RUN equal "1" memory operation is also disabled during phases B and C. The reset run latch prevents the transfer of the instruction address into the transfer register; consequently the HOP to 000 command is continuously recycled.
- 2-220. The RUN signal enables the transfer register to be loaded from external sources via the DIN line. The DIN line is used during a memory load or verify operation. During memory load or verification, CLA and STO commands are loaded into the transfer during instruction time via the DIN line. During execution of these instructions memory operation is enabled during phases B and C but remains disabled during phase A. During data word time of STO commands, data is loaded into the transfer register via the DIN line for storage in memory. The RUN signal clears the transfer register at the completion of these command operations.
- 2-221. <u>CST Gate</u>. The output of the CST latch (figure 10-28, sheet 7) is called the CST gate. The CST gate inverts the externally provided CST signal to halt the processor program during single step operation. The CST signal forces a transfer nonzero (TNZ) operation code into the OP code register, prevents the instruction counter from stepping, and prevents the operand address from transferring from the transfer register into the instruction counter if the accumulator contains a nonzero number. Since the instruction counter is unable to increase and transfer is inhibited, the TNZ operation is continuously repeated halting the processor program. When the CST gate is disabled the next programmed instruction is performed.

- 2-222. The use of the CST feature when the PTC is used as a single unit or part of a system has been described earlier. The following is a list of the latches involved in the CST operation, presented with a brief description of each:
- 1. SET CST latch (figure 10-28, sheet 69) is a primary latch which enables switch CST (SW CST) and SET CST gates to generate a data display compare (DD COMP) signal.
- 2. Address Compare latch (ADR COMP) forces an address compare to take place during a CST operation.
- 3. DD COMP latch enables CST operation under control of the ADR COMP level.
- 4. CST latch (figure 10-28, sheet 7) generates the CST gate which is used throughout the processor to induce CST operation.
- 5. CC TWO latch (figure 10-28, sheet 69) disables CST operation for two cycles (word times). The CC TWO latch is set by an interrupt.
- 6. First Compare (FIRST COMP) latch is set when a like comparison of address switches and processor address is effected during data display and CST mode of operation. The latch remains set to force an address compare to take place during a subsequent CST operation.
- 7. ACP CST latch stores the enabling level of the ACN CST line. The latch is disabled when (1) ACN CST is removed for more than one cycle if an ACG ACTSS is present, or (2) if ACN CST is removed when ACG ACISS is not present.
- 8. C STORED latch (figure 10-28, sheet 7) remembers that a CST operation had been initiated. This latch is used during interrupt of a CST mode and during manual operation of the PTC.
- 9. ST ADV latch stores a CST advance signal.
- 10. MAN CST latch (figure 10-28, sheet 69) follows the MAN CST SW and removes the switch bounce effects.
- 11. SS HOLD INH latch disables ACP CST latch if the data display mode switch is in address hold or single-step. If the mode switch is in either of the two positions, the latch is set by the first CST ADV and remains set for the duration of the switched position.
- 12. SS HOLD latch is set by the first address compare when the data display switch is in address hold or single-step and remains set for the duration of the switched position. The output of this latch is one of the signals which generate a PTC CST signal for I/O usage.
- 13. C2-C11 latch is used to cover the time when ACGACISS is disabled and ACN CST is set.
- 2-223. PROCESSOR INTERRUPTS. (See figure 10-28, sheets 31, 32 and 33.) The PTC processes 16 interrupt signals, 15 from external equipment and one (INTRPT 16) from manually activating the interrupt 16 switch on the processor display panel. The 16 interrupts are stored in a 16-bit interrupt register until interrupt processing is complete. The processor reads the interrupt register with a programmed CIO 115 instruction.

2-224. The receipt of an interrupt causes the forced selection of a residual memory sector location (shown on figure 2-38), unless the recognition and subsequent processing of the interrupts (1 through 15) is inhibited. Automatic or manual inhibit is effected by setting any of the interrupt inhibit bits in the 15-bit inhibit register. Manual inhibit is accomplished by activating the inhibit control switch (INH CTRL SW) on the processor display panel. This places the inhibit register under manual control by setting all bit positions of the register. Individual inhibit bits are manually inhibited by pressing the desired inhibit bit switch, thus allowing the processing of only the specified interrupt. Automatic inhibit is accomplished first by turning off the inhibit switches on the display panel. The inhibit register can then be loaded by a CIO 000 and accumulator bits 25 through 11 (for inhibit bits 1 through 15) respectively. The inhibits are reset with a CIO 004 and accumulator bits 25 through 11 for interrupts 1 through 15 respectively. There is no provision for inhibiting interrupt 16.

2-225. MEMORY LOADER/DATA DISPLAY.

2-226. The Memory Loader/Data Display contains the circuits necessary to perform the memory load - memory verify and data display functions. (See figure 10-3, sheet 3.) The majority of these circuits are used in both the memory load - memory verify and data display functions. Consequently although this discussion treats the two functions separately only one circuit description is included.

LVDC/ DA-PTC Interrupt	Forced Residual Location Address (8)	Location Contents	Terminating CIO
1	400	Initiate Interrupt No. 1 Subroutine	010
2	401	Initiate Interrupt No. 2 Subroutine	014
3	402	Initiate Interrupt No. 3 Subroutine	020
4	403	Initiate Interrupt No. 4 Subroutine	024
5	404	Initiate Interrupt No. 5 Subroutine	030
6	405	Initiate Interrupt No. 6 Subroutine	034
7	406	Initiate Interrupt No. 7 Subroutine	040
8	407	Initiate Interrupt No. 8 Subroutine	044
9	408	Initiate Interrupt No. 9 Subroutine	050
10	409	Initiate Interrupt No. 10 Subroutine	054
11	410	Initiate Interrupt No. 11 Subroutine	060
12	411	Initiate Interrupt No. 12 Subroutine	064
13	412	Initiate Interrupt No. 13 Subroutine	070
14	413	Initiate Interrupt No. 14 Subroutine	074
15	414	Initiate Interrupt No. 15 Subroutine	100
16	417	Initiate Interrupt No. 16 Subroutine	104

Figure 2-38. Forced Addresses Caused by Interrupts

2-227. MEMORY LOAD - MEMORY VERIFY.

- 2-228. The memory load memory verify function is selected (1) when PTC DC power is sequenced on or off and (2) under control of the ML/DD pushbutton. The central processor memory is loaded and/or verified when this function is selected. The contents of the tape reader register and the display registers are displayed by corresponding COMMAND and COMPUTER lamps respectively. These lamps are used in conjunction with the ERROR lamps for failure analysis. The memory load memory verify function is divided into three operations as follows:
- 1. Tape reader control.
- 2. Tape reader register loading.
- 3. Data transfer.
- 2-229. TAPE READER CONTROL. The tape reader is controlled by the TAPE READER CONTROL and AUTO/MANUAL pushbuttons. The PWR ON/PWR OFF pushbutton turns the tape reader power on or off. Power is also removed from the tape reader if the tape reader timing circuit malfunctions. The direction of tape flow is controlled by the FORWARD/REVERSE pushbutton (FORWARD is a clockwise flow and REVERSE is a counterclockwise flow). The INHIBIT READER CONTROL pushbutton turns the tape spooler power on or off (this permits manual indexing of the tape). The tape reader can be operated in the AUTO or MANUAL mode.
- 2-230. The AUTO mode which is used for reading the tape is selected when the AUTO/MANUAL pushbutton is in the AUTO position. The tape is read in the FORWARD mode; the REVERSE mode is used for tape rewind. The tape reader is started by pressing the START pushbutton and continues to run until the stop pushbutton is pressed, an error is detected, or the last tape word is read (tape address of 00001). When the last tape word is read the tape automatically stops and rewinds to the beginning of the first tape word (tape address of 11111).
- 2-231. The MANUAL mode which is used for loading the tape on the tape spooler and for initially positioning the tape is selected when the AUTO/MANUAL pushbutton is in the MANUAL position. If the leader portion of the tape (sprocket holes only) is under the tape reader read head, the tape advances to the beginning of the first tape word when the MANUAL ADVANCE TAPE pushbutton is pressed. When the information portion of the tape is under the tape reader read head the tape advances one word every time the MANUAL ADVANCE TAPE pushbutton is pressed.
- 2-232. TAPE READER REGISTER LOADING. The tape reader register can be loaded with information generated automatically by the tape reader or manually with switches.
- 2-233. Automatic Tape Reader Register Loading. In the AUTO mode the tape reader register is loaded with information stored on the memory load and verify tape. This tape is comprised of eight channels and a sprocket hole (see figure 2-39). A tape word consists of nine tape characters each of which contains eight bit locations. The value of each bit will be a "1" if a hole is punched in the tape and a "0" if the tape is blank.
- 2-234. Channel 7 (Sequence Channel) always contains a "0" in tape characters 1 through 8 and a "1" in tape character 9. Channel 8 (Parity Channel) contains a "1" in any tape character that contains an even number of "1's" in channels 1 through 7. SYL1 PB will be a "1" if data bit locations SIGN and B1 through B12 contain an even number of "1's" and SYL0 PB will be a "1" if data bit locations B13 through B25 contain an even number of "1's".

				(Parity Channel)					Channel 8
				(Sequence Channel)				Always A one	Channel 7
DS1		OA9	OA3	В3	В9	B15	B21	SYL1 PB	Channel 6
DS2	OP1	OA8	OA2	B4	B10	B16	B22	TAADR 5	Channel 5
DS3	OP2	OA7	OA1	B5	B11	B17	B23	TAADR 4	Channel 4
									Sprocket Holes
DS4	ОР3	OA6	SIGN	В6	B12	B18	B24	TAADR 3	Channel 3
MM1	OP4	OA5	B1	В7	В13	B19	B25	TAADR 2	Channel 2
		OA4	B2	В8	B14	B20	SYL0 PB	TAADR 1	Channel 1
1	2	3	4	5	6	7	8	9	Tape Character

NOTE

The tape address bits (TAADR 1 through TAADR 5) are used for automatic control of the tape reader and data transfer control circuits.

Figure 2-39. Memory Load and Verify Tape Format

2-235. The tape is read one tape character at a time at a rate of 500 characters per second until a complete tape word is read. The logic value of each bit located in channels 1 through 6 except SYLO PB and SYL1 PB is stored in a corresponding position of the tape reader register. Parity and sequence checks are performed on each tape character and if an error is detected the tape stops. If any other error is detected the tape stops on tape character 9. When no errors are detected the next word is read. This process is continued until the complete tape is read.

2-236. Manual Tape Reader Register Loading. In the MANUAL mode the tape reader register is loaded with information generated by the DATA ADDRESS, DATA, and TAPE ADDRESS pushbuttons. Pressing a DATA ADDRESS or DATA pushbutton will complement the value stored in the corresponding position of the tape reader register.

These positions of the tape reader register are also cleared when the COMMAND DIS-PLAY RESET pushbutton is pressed. Pressing a TAPE ADDRESS pushbutton will complement the value stored in the corresponding position of the tape reader register providing the ADV CTR/SEL ADR pushbutton is in the SEL ADR position.

- 2-237. DATA TRANSFER. The data address and data information stored in the tape reader register is serialized at the central processor timing rate. This information is then sent to the central processor unless:
- 1. A serial parity error is detected in the AUTO or MANUAL $\overline{\text{REPEAT}}$ mode.
- 2. The VERIFY ONLY pushbutton is in the VERIFY ONLY position during a load operation.
- 3. The VERIFY ONLY pushbutton is in the VERIFY ONLY position and the tape address is 00010.
- 4. An error generated during the previous load or verify operation has not been reset.
- 5. The data information is not transferred during a verify operation or when a data address compare error occurs.
- 2-238. The central processor after receiving the data address information sends this information back to the memory loader. Correct data address transfer is then substantiated by comparing the data address information generated by the memory loader with the data address information received from the central processor. The current central processor sector, module, OP code, and operand address bit values contained in the data address information are stored in corresponding display register positions.
- 2-239. During a load operation (OP code 1011) the data information is sent to the central processor and loaded into the memory location specified by the sector, syllable, module, and operand address bit values. During a verify operation (OP code 1111) the data information contained in the memory location specified by the sector, module, and operand address bit values is sent to the memory loader. A correct memory load is verified by comparing the data information generated by the memory loader with the data information received from the central processor. The current data bit values contained in the data information are stored in corresponding data display shift register positions.
- 2-240. Data transfer occurs in either the AUTO or MANUAL mode. These two modes of transferring data are discussed in the following paragraphs.
- 2-241. Automatic Data Transfer. In the AUTO mode data is continuously sent to the central processor as long as the tape is running forward and an error is not detected. Since the data transfer is the same for each tape word, only the transfer of information for one tape word is discussed. Because the tape reader timing rate is much slower than the central processor timing rate, six central processor cycles (cycle 0 through cycle 5) are required to complete one load or verify operation. The transfer of information occurs while the tape is moving from character nine of the tape word being transferred to character one of the next tape word.
- 2-242. The tape reader register is loaded as tape characters one through nine are read (cycle 0). During B and C times of cycle 1 the serial parity check is performed. Data address information is sent to the central processor on the DIN line during cycles 2 and 3.

The sector and module bit values are transferred during B time of cycle 2 (DSMSO). The OP code and operand address bit values are transferred during C time of cycle 2 and A time of cycle 3 (INSSO).

- 2-243. Data address information is serially transferred from the central processor to the memory loader on the TRS and HOPTL lines and parallel transferred on the OP1 through OP4 and A1 through A9 lines. Sector and module bit values are gated into the sector-syllable-module buffer register. This data is then parallel transferred to the sector-syllable-module display register. OP code and operand address bit values are parallel transferred into the address buffer register and from there parallel transferred to the instruction display register.
- 2-244. Correct data address transfer to the central processor is substantiated during cycles 2 and 3 by performing two compares. Sector and module bit values appearing on the DSMSO line are compared with corresponding bit values appearing on (1) the TRS line during C time of cycle 2 and (2) the HOPTL line during C time of cycle 3. OP code and operand address bit values stored in the tape reader register are compared with corresponding bit values received from the central processor on the OP1 through OP4 and A1 through A9 lines. Several other compares are performed to substantiate the correct internal transfer of data between the buffer and display registers.
- 2-245. Data information is sent to the central processor on the DIN line during a load operation (DTSO). Data bit values 12 through 25 are transferred during B time of cycle 3 and data bit values SIGN and 1 through 11 are transferred during C time of cycle 3. During a verify operation data information is received from the central processor on the TRS and AI3 lines. TRS data is stored in the data display shift register if a TRS compare error occurs; AI3 data is stored in the data display shift register if an AI3 compare error occurs.
- 2-246. A correct memory load is verified by performing three compares during cycles 3, 4, and 5. The data bit values appearing on the DTSO line are delayed two bit times (2BDDTSO) and compared with the data bit values appearing on the TRS line during B and C times of cycle 3 and A time of cycle 4. The data bit values appearing on the DIN line are also compared with the data bit values appearing on the AI3 line during B and C times of cycle 4 and A time of cycle 5. The tape reader register data syllable 0 and syllable 1 parity bit values are compared with the parity bit values generated by the central processor memory circuits.
- 2-247. Manual Data Transfer. In the manual mode data transfer is controlled by the REPEAT/REPEAT and ADDRESS COMPUTER pushbuttons. When the REPEAT/REPEAT pushbutton is in the REPEAT position data transfer is accomplished every time the ADDRESS COMPUTER pushbutton is pressed. When a load operation is selected the data information is loaded into the central processor memory and then the memory load is automatically verified.
- 2-248. When the REPEAT/REPEAT pushbutton is in the REPEAT position data transfer is accomplished continuously. Load and verify operations are alternately performed as long as the REPEAT mode is maintained.
- 2-249. The timing for the transfer of data address and data information between the memory loader and the central processor is the same as in the AUTO mode. The compares performed are also the same as in the AUTO mode. The contents of the display registers are cleared when the COMPTR DISPLAY RESET pushbutton is pressed.

2-250. DATA DISPLAY.

- 2-251. The data display function is selected in the MANUAL mode under control of the ML/DD pushbutton. When this function is selected central processor data associated with a data address or instruction address can be monitored. The data display function is divided into two operations as follows:
- 1. Data selection.
- 2. Data storage.
- 2-252. DATA SELECTION. The data selection operation is initiated as follows:
- 1. When the central processor is placed in the single step mode of operation.
- 2. Each time the program is advanced one instruction during the single step mode of operation.
- 3. When an address compare occurs.
- 2-253. The single step and advance features are discussed under the central processor. An address compare occurs when an instruction or data address manually selected with switches corresponds with the central processor memory address selected.
- 2-254. Address Compare. Information generated by the INSTRUCTION ADDRESS or DATA ADDRESS pushbuttons is loaded into the tape reader register. The instruction address and data address positions of the tape reader register are displayed by corresponding COMMAND lamps. These positions are cleared when the COMMAND DISPLAY RESET pushbutton is actuated. Pressing an INSTRUCTION ADDRESS or DATA ADDRESS pushbutton complements the value stored in the corresponding position of the tape reader register.
- 2-255. The data address and instruction address bit values stored in the tape reader register are then compared with the current central processor data address or instruction address bit values. An address compare occurs on an instruction address when the ADDRESS COMPARE pushbutton is in the INS position. When this pushbutton is in the DATA position an address compare occurs on the data address.
- 2-256. An address compare occurs everytime the tape reader register and central processor address bit values correspond when the MODE CONTROL switch is in the DISPLAY-REPEAT position. When this switch is in the DISPLAY SINGLE position an address compare occurs the first time the tape reader register and central processor address bit values correspond after the COMPTR DISPLAY RESET pushbutton is actuated.
- 2-257. DATA STORAGE. Current central processor sector, syllable, and module bit values appearing on the TRS or HOPTL lines are gated into the sector-syllable-module buffer register (SSMBR). TRS information is gated into the SSMBR for a HOP instruction. HOPTL information is gated into the SSMBR for any other instruction. When the data selection operation is initated the contents of the SSMBR are then parallel transferred into the sector-syllable-module display register.

- 2-258. Current central processor OP code and address bit values appearing on the OP1 through OP4 and A1 through A9 lines are parallel transferred into the address shift register. The address bit values (A1 through A8) are transferred at A-11 time; the OP code (OP1 through OP4) and operand address (OA1 through OA9) bit values are transferred at B-12 time. The address bit values and the OP code and operand address bit values are then parallel transferred into the instruction address display and instruction display registers respectively when the data selection operation is initiated.
- 2-259. The initiation of the data selection operation also serially gates TRS or AI3 information selected by the DISPLAY SELECT switch into the data display shift register. AI3-IA information appears in positions 1 through 8. All other information appears in positions SIGN and 1 through 25.
- 2-260. The contents of the display registers are displayed by the corresponding COM-PUTER lamps. When the LVDCME forces the PTC into the single step mode of operation the display registers are cleared. This ensures that the data display is blanket until the program is advanced. The display registers are also cleared when the COMPTR DISPLAY RESET pushbutton is actuated.
- 2-261. MEMORY LOADER/DATA DISPLAY CIRCUIT DESCRIPTIONS.
- 2-262. TAPE READER TIMING AND CONTROL CIRCUITS. The tape reader timing and control circuits provide the necessary signals to control the tape reader and to load information into the tape reader register. The breakdown of the tape reader timing and control circuits is shown on figure 2-40.
- 2-263. Tape Reader Start, Stop Control Logic. Automatic and manual control of the tape reader is accomplished by the tape reader start, stop control logic (see figure 10-28, sheets 49 and 50). The tape is transported in the reverse direction when the DRIVE LEFT signal is a "0" and in the forward direction when the DRIVE RIGHT signal is a "0". When both DRIVE LEFT and DRIVE RIGHT signals are "1's" the tape is stopped.
- 2-264. DRIVE LEFT and DRIVE RIGHT are two outputs of the run tratch. The three states of this tratch are as follows:

<u>State</u>	RUN	DRIVE LEFT	DRIVE RIGHT
1	"0"	"1"	"1"
2	''1''	`''0''	''1''
3	"1"	"1"	''0''


The run tratch is forced to its first state by any one of the following: a STOP signal; a sequence error (SEQ ERR 2 RST INH) while the tape reader is in the FORWARD AUTO mode; or a tape reader clock pulse error (TRCP ERR). The run tratch is forced to its second and third states by R and F START signals respectively. When the PTC is in the SELF CHECK mode and the FREE RUN READER pushbutton is in the FREE RUN READER position the run tratch logic is bypassed. DRIVE RIGHT is now forced to a "0" if the FORWARD mode is selected.

- 2-265. The STOP signal is the set output of a latch (stop latch) which is set as follows:
- 1. By pressing the STOP pushbutton.

- 2. By a tape address of 11111 when the tape reader is in the AUTO REVERSE mode.
- 3. By an EOP signal which is generated by a tape address of 00001 when the tape reader is in the AUTO FORWARD mode or by a FREE RUN SS signal.
- 4. By the first sequence bit sensed when the tape reader is in the MANUAL mode and the SKIP FIRST latch is reset.
- 5. By an error stop reader signal (ERR NOT INV) when the tape reader is in the AUTO FORWARD mode and a sequence bit is sensed (SAM ERRS).

The stop latch is reset by an error reset signal or at TRCP4 time. When the direction of tape flow is changed, the SKIP FIRST latch is set by the first and reset by the second sequence bit sensed. This insures that the tape will advance one word before the stop latch is set. The error stop reader signal is normally generated by a parity, tape, or compare error.

- 2-266. The R START signal is generated as follows:
- 1. By pressing the MANUAL ADVANCE TAPE pushbutton when the tape reader is in the MANUAL REVERSE mode.
- 2. By pressing the START pushbutton when the AUTO REVERSE, and ML modes are selected and KWAIN NOT A is a "1".
- 3. By an automatic reverse start signal (AUTO R START) generated by an EOP.



NOTE: DATA FLOW IS FOR THE AUTO MODE ONLY.


Figure 2-40. Tape Reader Timing and Control Circuits

The F START signal is generated as follows:

- 1. By pressing the MANUAL ADVANCE TAPE pushbutton when the tape reader is in the MANUAL FORWARD mode.
- 2. By pressing the START pushbutton when the AUTO FORWARD, and ML modes are selected KWAIN NOT A IS a "1", and the error latches are all reset.

When the tape reader is in the FREE RUN SS mode the R and F START levels are forced to "0's".

- 2-267. A KWAIN signal is generated (KWAIN NOT A IS A "0") as follows:
- 1. During the time prior to the sensing of the first sequence bit when PTC power is turned on.
- 2. During the time prior to the sensing of the first sequence bit after a sequence error 2 is generated.
- 3. If the control latches in the tape reader character bit generator stabilize in the wrong configuration when the tape reader stops.
- 2-268. Tape Reader Clock Generator. The tape reader clock generator generates four timing pulses (TRCP1, TRCP2, TRCP3, and TRCP4) which are used throughout the tape reader control circuitry. (See figure 10-28, sheet 46.) The tape reader clock generator is triggered as follows:
- 1. By the tape sprocket holes, when the tape reader is running. (See figure 2-41 for timing.)
- 2. By pressing any one of the INSTRUCTION ADDRESS, DATA ADDRESS, DATA, or TAPE ADDRESS pushbuttons when the tape reader is stopped and in the MANUAL mode.
- 3. By a 500 CPS multivibrator oscillator when the PTC is in the SELF CHECK and FREE RUN SS modes.
- 2-269. Tape Reader Clock Pulse Error Detector. Tape reader, clock pulse errors are stored in a latch which provides outputs TRCP ERR and TRCP ERR NOT (see figure 10-28, sheet 46.) A tape reader clock pulse error is generated as follows:
- 1. If a missing tape reader clock pulse is detected.
- 2. If an overlap occurs between adjacent tape reader clock pulses.
- 3. When an INSTRUCTION ADDRESS SECTOR IS1 through IS4 pushbutton is pressed and the tape reader is in the FREE RUN SS mode.
- 4. If the delay between tape reader clock pulse "1's" exceeds 30 MS when the tape reader is in the AUTO mode and running.
- 5. For the duration of the time an INSTRUCTION ADDRESS, DATA ADDRESS, DATA, or TAPE ADDRESS pushbutton is pressed when the tape reader is stopped in the MANUAL mode, and the PTC is not in the FREE RUN SS mode.



*FEED TRACK IS AN UP LEVEL FOR THE SPROCKET HOLE

Figure 2-41. Tape Reader Clock Pulse Timing

- 2-270. Tape Reader Character Bit Generator. The tape reader character bit generator generates nine bits (TRCB1 through TRCB9). (See figure 10-28, sheet 47.) These nine bits identify a specific tape character of a tape reader word. The tape reader character bits are generated automatically or manually with switches.
- 2-271. Automatic generation of the tape reader character bits occurs when the tape reader is in the AUTO FORWARD mode, or the PTC is in the FREE RUN SS mode. The configuration of 11 control latches determines the tape reader character bit timing. (See figure 2-42.) The outputs of these control latches are applied to AND circuits to product the tape reader character bits. Automatic generation of TRCB9 is also accomplished whenever a sequence bit is sensed and the tape reader is not in either the FREE RUN SS, or the AUTO FORWARD mode.
- 2-272. Tape reader character bits are generated manually by the DATA ADDRESS, DATA, or TAPE ADDRESS pushbuttons when the tape reader is stopped and in the MANUAL mode. The tape reader character bit affected will correspond to the tape character containing the information that the pushbutton is simulating. Each latch is set for the duration of the time that one of the group of pushbuttons feeding it is pressed. TRCB9 is forced to a "0" when the ADV CTR/SEL ADR pushbutton is in the ADV CTR position.
- 2-273. Tape Reader Read Out Control Logic. The tape reader read out control logic converts inputs from the tape reader, or from switches to eight output signals (TRCH1A through TRCH6A, SEQ BIT, and TAP B). (See figure 10-28, sheet 48.)
- 2-274. In the AUTO mode, tape reader information is sent to the tape reader read out control logic on eight lines (TRACK 1 through TRACK 8). These lines correspond to the eight tape channels. The inverses of TRACK 1 through TRACK 6 are sampled at TRCP1 time to determine the logic values of TRCH1A through TRCH6A, respectively. The inverses of TRACK 7 and TRACK 8 respectively determine the logic values of SEQ BIT and TAP B. The SEQ BIT and TAP B signals are forced to "0's" when the tape reader is not running.
- 2-275. In the MANUAL mode, pressing a DATA ADDRESS, DATA, or TAPE ADDRESS pushbutton will set one of six latches (LACH 1 through LACH 6) which correspond to tape channels 1 through 6. The set outputs of these latches are ANDed with the outputs of a control latch (MANCH latch) to determine the logic values of TRCH1A through TRCH6A. The MANCH latch is set when the tape reader register position that corresponds to the pushbutton pressed contains a "O".




Figure 2-42. Tape Reader Character Bit Generator Timing

- 2-276. Sequence Error Detectors. Two sequence errors (SE1 and SE2) are generated if an error occurs when the tape reader is running forward. (See figure 10-28, sheet 49.) SE1 and SE2 are the set outputs of two latches which are set by SEQ BIT and TRCB9 NOT or SEQ BIT NOT and TRCB9 signals.
- 2-277. Tape Parity Error Detector. The tape parity error detector performs an odd parity check on each tape character when the tape reader is in the AUTO mode and running forward. (See figure 10-28, sheet 48.) A tape parity error is generated if an even number of "1" bits are detected. Tape parity errors are stored in a latch which produces an output TPE ERR NOT.
- 2-278. MODE SELECTION CIRCUITS. The mode selection circuits generate eight signals (AUTO, MAN A, DD A, DD NOT A, ML A, ML NOT A, FWD A, and RVS A) which control the mode of operation of the Memory Loader/Data Display and tape reader. (See figure 10-28, sheet 49 and 50.) The configuration of these signals can only be changed when the tape reader is stopped.
- 2-279. Auto and MAN A are the outputs of a latch, which is alternately set or reset when the AUTO/MANUAL pushbutton is actuated. DD A and ML A are the outputs of another latch which is alternately set or reset when the ML/DD pushbutton is pressed and the MANUAL mode is selected. When the AUTO mode is selected DD A is forced to a "O". The ML mode is forced when PTC DC power is sequenced on or off.

- 2-280. FWD A and RVS A are the outputs of binary counter which is complemented everytime the FORWARD/REVERSE pushbutton is actuated. The FORWARD mode is forced until the first sequence bit is sensed after PTC power is sequenced on. The REVERSE mode is forced when an AUTO R START signal is generated.
- 2-281. TAPE READER REGISTER. The tape reader register is a 63 position latch register that stores input information to the Memory Loader/Data Display. (See figure 10-28, sheets 51 through 58.) The contents of the tape reader register are displayed by corresponding COMMAND display and TAPE ADDRESS indicator lamps. The tape reader register is cleared except for the tape address positions by pressing the COMMAND DISPLAY RESET pushbutton.
- 2-282. Tape information or information generated by the DATA ADDRESS, DATA or TAPE ADDRESS pushbuttons is stored in 49 positions of the tape reader register. A specific bit of information is identified by sampling the tape reader channel containing this bit at the corresponding tape reader character bit time. The logic value of this bit is then stored in a latch. Additional control of the latch which stores the logic value of the OP3 bit is provided by two signals (STROP3 and RTOP3). This latch is set by a STROP3 signal and reset by a RTOP3 signal.
- 2-283. The remaining 14 positions of the tape reader register are used to store the instruction address information. The logic value of two control signals (LAST A and LARE A) determine whether a "1" or "0" is stored in these positions. The latch assigned to the INSTRUCTION ADDRESS pushbutton pressed will set if LAST A is a "1" and reset if LARE A is a "1". LAST A and LARE A are respectively identical to the set and reset outputs or a latch (LACH 7) when the tape reader is in the MANUAL mode. This latch is set when the tape reader register position that corresponds to the pushbutton pressed contains a "0".
- 2-284. TAPE READER REGISTER PARITY DETECTOR. The tape reader register parity detector generates a parity bit (SERIALIZER PARITY BIT) when the data address, instruction address, and data stored in the tape reader register contains an even number of "1's". (See figure 10-28, sheet 60.) Figure 2-43 shows the tape reader register parity detector which consists of four binary counters and a parity bit generator.
- 2-285. The configuration of the four binary counters (identified as "A", "B", "C", and "D" for this discussion) is determined by the number of "1's" contained in the information feeding them. In the AUTO mode the configuration of "B" is not changed. "A" which is set at the beginning of each tape word is complemented at tape reader character bit times 1, 2, 3, and 4 if the part of the data address located in these tape characters contain an odd number of "1's". "C" and "D" are respectively set by the presence or cleared by the absence of tape SYL 0 and SYL 1 parity bits.
- 2-286. In the MANUAL mode the binary counters are initially set when the COMMAND DISPLAY RESET pushbutton is pressed. Each counter is then complemented everytime one of the group of pushbuttons feeding it is pressed. "A" is also complemented everytime a CHANGE TROP3 signal is generated.
- 2-287. The outputs of the four binary counters are applied to a parity bit generator which produces outputs SER PB and SER PB NOT. SER PB and SER PB NOT are forced to a "1" and a "0" respectively when none, two or four of the binary counters are set. Any other condition will force SER PB and SER PB NOT respectively to a "0" and a "1".
- 2-288. TAPE READER SERIALIZER. The tape reader serializer receives parallel information from the tape reader register and transforms this information into serial

data on three lines. (See figure 10-28, sheet 59.) Data sector and module information appears on the DSMSO line, instruction information appears on the INSSO line, and data informations appears on the DTSO line.

- 2-289. The tape reader register data is gated through the serializer by bit gates. Figure 2-44 shows the order in which bits are transferred on the three serializer output lines.
- 2-290. The serializer alos provides two additional output lines (2BDDTSO and 2BDDTSO NOT). These signals are the outputs of a three-state shift register which is fed by DTSO and DTSO NOT.
- 2-291. SERIAL PARITY ERROR DETECTOR. A serial parity error is generated if the number of "1's" contained in the information appearing on the serializer outputs differs from the number of "1's" contained in the information feeding the tape reader register. (See figure 10-28, sheet 61.) Figure 2-45 is a block diagram of the serial parity error detector.




Figure 2-43. Tape Reader Register Parity Detector

		DSMSO			INSSO		Ω	DTSO	
	РНА	PHB	ьнс	РНА	PHB	PHC	PHA	PHB	PHC
BG1				TROA3	TROA3	TROA3		TRB25	TRB11
BG2	-			TROA4	TROA4	TROA4		TRB24	TRB10
BG3		-		TROA5	TROA5	TROA5	-	TRB23	TRB9
BG4	·			TROA6	TROA6	TROA6		TRB22	TRB8
BG5				TROA7	TROA7	TROA7		TRB21	TRB7
BG6				TROA8	TROA8	TROA8		TRB20	TRB6
BG7	TRDM1	TRDM1	TRDM1					TRB19	TRB5
BG8				TROP1	TROP1	TROP1		TRB18	TRB4
BG9				TROP2	TROP2	TROP2		TRB17	TRB3
BG10	TRDS1	TRDS1	TRDS1	TROP3	TROP3	TROP3		TRB16	TRB2
BG11	TRDS2	TRDS2	TRDS2	TROP4	TROP4	TROP4		TRB15	TRB1
BG12	TRDS3	TRDS3	TRDS3	TROA9	TROA9	TROA9		TRB14	TRBSIGN
BG13	TRDS4	TRDS4	TRDS4	TROA1	TROA1	TROA1	-	TRB13	
BG14			•	TROA2	TROA2	TROA2		TRB12	

Figure 2-44. Tape Reader Serializer Outputs

- 2-292. Two binary counters (identified as "A" and "B" for this discussion) are used to count the number of "1's" appearing on the serializer outputs. These counters, which are cleared at 10 time of the preceding cycle 2 time are complemented every bit time whenever their inputs are "1's". Thus at A-6 time of cycle 2 both counters are set when an even number of "1's" appear on the serializer outputs except for two conditions:
- 1. A tape address of 00101 will cause "A" to be cleared.
- 2. A TRIA PB NOT will cause "B" to be cleared.
- 2-293. The outputs of the binary counters are compared and two signals (identified as Y and Y NOT for this discussion) which should correspond to SER PB and SER PB NOT are generated. These signals are applied to an exclusive OR comparator and if they do not correspond at A-6 time of cycle 2 a latch is set indicating a serial parity error.
- 2-294. DATA TRANSFER CONTROL. The data transfer control circuits control the flow of information between the memory loader and the central processor. The data transfer control circuits consists of the cycle generator, the DIN control circuit, and the manual mode control circuits. (See figure 10-28, sheet 61.)
- 2-295. Cycle Generator. The cycle generator provides additional timing gates for the memory load and memory verification operations. Figure 2-46 shows the cycle generator which consists of a three-stage shift register, a shift control circuit, and a decoding matrix.
- 2-296. The shift control circuit provides two shift control gates (ODD and EVEN) that occur during alternate A times. Another output from the shift control circuit (STCYC) permits the shift register to step. The shift register provides outputs C1, C1 NOT, C2, C2 NOT, C3, and C3 NOT. These outputs are applied to a matrix which produces the cycle gates as follows:

CYC1 = C1 and C2 NOT

CYC2 = C2 and C3 NOT

CYC3 = C1 and C3

CYC4 = C1 NOT and C2

CYC5 = C2 NOT and C3

CYC0 = C1 NOT and C3 NOT

2-297. In the AUTO mode the cycle generator is started (if the error latches are all reset and a transfer inhibit signal is not generated) by the first ODD gate after a sequence bit is read by the tape reader. The cycle generator stops automatically after the last cycle gate (CYCO) is generated. CYCO is maintained until the next sequence bit is read from the tape.

2-298. In the MANUAL mode the cycle generator is started by the SRPT NOT signal. When the memory loader is in the REPEAT mode the cycle generator continues to operate as long as this mode is maintained. When the memory loader is in REPEAT, the cycle generator operates for a total of 12 cycles. The first six cycles are started by SPRT and the next cycles are started by STROP3, which is generated to enable automatic verification of manually loaded data.





Figure 2-45. Serial Parity Error Detector



NOTE: RESTING STATE OF CYCLE GENERATOR IS CYCO = "1"

Figure 2-46. Cycle Generator

- 2-299. <u>DIN Control Circuit</u>. The DIN control circuit organizes information appearing on the three serializer outputs and sends this information to the central processor on the DIN line. DSMSO information appears on the DIN line during B time of cycle 2. INSSO and DTSSO information appears on the DIN line when the TATC and TDTTC gates respectively are "1's". When the memory loader is in the REPEAT mode a serial parity error forces the DIN line to a "0".
- 2-300. The TATC gate is the output of a latch which is set from C-8 time of cycle 2 to A-8 time of cycle 3. The TDTTC gate is the output of a latch which is set from B-1 time cycle 3 to A-1 time cycle 4 except as follows:
- 1. When a verify command is generated (TROP3 NOT is a "0").
- 2. When a serial data compare error occurs (CETRS NOT is a "0") in the REPEAT mode.
- 2-301. Manual Mode Control Circuits. The manual mode control circuits generate seven signals (DTRPT, DTRPT NOT, SRPT NOT, CHANGE TROP3, STROP3, and RTOP3). These signals control the memory load and verification operations when the memory loader is in the MANUAL mode.
- 2-302. DTRPT and DTRPT NOT are the outputs of a binary counter which is complemented every time the REPEAT/REPEAT pushbutton is pressed. SRPT NOT is the reset output of a latch which is set in the REPEAT mode from C-10 time of cycle 0 to A-2 time of cycle 1 every time the ADDRESS COMPTR pushbutton is pressed if the error latches are all reset.
- 2-303. CHANGE TROP3, STROP3, and RTROP3 are the outputs of a tratch. The three configurations of this tratch are as follows:

Configuration	CHANGE TROP3	STROP3	RTROP3
1	"0"	''0''	"0"
2	"1"	''1''	''0''
3	''1''	''0''	''1''

The first configuration is forced every 12 time. The tratch is forced to its second configuration at A-11 time of cycle 5 when the tape reader register contains a store command. The third configuration is forced only in the REPEAT mode at A-10 time of cycle 5 when the tape reader register contains a clear and add command.

- 2-304. TRANSFER CONTROL CIRCUIT. (See figure 10-28, sheet 49.) The transfer control circuit controls the transfer of information to the central processor. A transfer inhibit signal is generated (TRANS INH NOT is forced to a "0") as follows:
- 1. For the duration of tape reader character bit 9 when the verify only latch is set and the tape reader register does not contain a clear and add command.
- 2. By a tape address of 00010 when the verify only latch is set.
- 3. When the skip first latch is set.
- 4. Whenever the tape reader is not in the FORWARD AUTO mode.

The verify only latch is alternately set or reset when the VERIFY ONLY pushbutton is actuated.

- 2-305. ERROR TEST AND ERROR RESET CIRCUITS.
- 2-306. The error test and error reset circuits (See figure 10-28, sheets 48 and 49.) generate four signals (ERR TEST and ERR RST and their inverses). The parity, tape, and compare error latches are all set when ERR TEST is a "1" and are all reset when ERR RST is a "1".
- 2-307. ERR TEST and ERR TEST NOT are the outputs of a latch which is set when the ERROR DEVICES TEST pushbutton is pressed and the tape reader is stopped. ERR RST and ERR RST NOT are forced to a "1" and a "0" respectively as follows:
- 1. When the ERROR RESET pushbutton on MEMORY LOAD AND DATA DISPLAY panel is pressed and the tape reader is stopped.
- 2. At tape reader clock pulse 2 time in the invert error mode by a tape address of 00100.
- 2-308. SECTOR-SYLLABLE-MODULE BUFFER REGISTER. (See figure 10-28, sheet 64.) The sector-syllable-module buffer register (SSMBR) is an 11 position latch register that receives information on the NTRS or NHOPC1 lines. The contents of the SSMBR appear on 11 parallel outputs as shown on figure 2-47.
- 2-309. The SSMBR is loaded with information appearing on the NTRS line during a central processor HOP instruction or NHOPC1 line during any other instruction. The SSMBR is loaded from B-6 time to the following A-1 time. In the ML mode the SSMBR cannot be loaded when a CESSMBR or CESSMSC exists, or after B-9 time of cycle 4.
- 2-310. Instruction sector and syllable information is subsequently gated into the SSMBR from B-6 time through B-10 time. Data module and data sector information is subsequently gated into the SSMBR at C-7, 10, 11, 12, and 13 times. Instruction module information is gated in the SSMBR at A-1 time.
- 2-311. The SSMBR is cleared as follows:
- 1. Every B-3 time unless a CESSMSC or CESSMBR exists.
- 2. By a CD RST signal.
- 2-312. SECTOR-SYLLABLE-MODULE DISPLAY REGISTER. (See figure 10-28, sheet 64.) The sector-syllable-module display register (SSMDR) is an 11 position latch register that is loaded with information from the SSMBR. The contents of the SSMDR are displayed by corresponding COMPUTER display indicator lamps.
- 2-313. The SSMDR latches are all initially reset at B-1 time when an ADR COMP signal is generated. The SSMDR latches are then set when the corresponding SSMBR latches are set, at B-2 time by an ADR COMP signal.
- 2-314. ADDRESS BUFFER REGISTER. (See figure 10-28, sheet 65.) The address buffer register (ADRBR) is a 13 position latch register that receives parallel information on the NOP1 through NOP4 and NA1 through NA9 lines. The contents of the ADRBR appear on 13 parallel outputs. The instruction address is loaded into the ADRBR at A-11 time; the OP code and operand address are loaded into the ADRBR at B-12 time. The ADRBR cannot be loaded when the central processor is in single step or when a CD RST signal is generated.




Figure 2-47. Sector-Syllable-Module Shift Register

- 2-315. INSTRUCTION ADDRESS DISPLAY REGISTER. (See figure 10-28, sheet 67.) The instruction address display register (IADR) is an eight position latch register that is loaded with the instruction address from the ADRBR. The contents of the IADR are displayed by the corresponding COMPUTER lamps.
- 2-316. The IADR latches which are all initially reset at B-1 time by an ADR COMP signal, are then set at B-2 time when the corresponding ADRBR latches are set. The IADR cannot be loaded during cycle 4 time in the ML mode and is cleared by a CD RST signal.
- 2-317. INSTRUCTION DISPLAY REGISTER. (See figure 10-28, sheet 67.) The instruction display register (INSDR) is a 13 position latch register that is loaded with the OP code and operand address from the ADRBR. The contents of the INSDR are displayed by the corresponding COMPUTER lamps.
- 2-318. The INSDR latches which are all initially reset at B-13 time by an ADR COMP signal are then set at B-14 time when the corresponding ADRBR latches are set. The INSDR like the IADR cannot be loaded during cycle 4 time in the ML mode and is cleared by a CD RST signal.
- 2-319. DATA DISPLAY SHIFT REGISTER. (See figure 10-28, sheet 68.) The data display shift register (DTDR) receives serial information on the NTRS and NAI3 lines. Information stored in the DTDR appears on 26 parallel outputs which are displayed by the corresponding COMPUTER lamps.
- 2-320. Data is loaded into the DTDR when shift clock pulses (DTDR CP1, 2, 3, and 4) are generated. The DTDR is then cleared by a CD RST signal. Figure 2-48 is a block diagram of the DTDR which consists of 35 latches connected in series.
- 2-321. In the ML mode NTRS or NAI3 data is gated into the DTDR by CTRS and CAI3 signals respectively. Whenever an error occurs new data cannot be entered into the DTDR until the error is reset.
- 2-322. In the DD mode NTRS or NAI3 information selected by the MODE CONTROL switch is gated into the DTDR when an ADR COMPARE signal is generated. AI3-IA information is shifted into positions SIGN and 1 through 7 from A-3 time to A-10 time. AI3-DATA and TRS data information is shifted in positions SIGN and 1 through 25 from B-5 time to the following A-2 time.
- 2-323. PARITY BIT INDICATORS. (See figure 10-28, sheet 69.) The parity bit indicator circuits generate three signals (INS BR PB, SYLO BR, and SYL1 BR) that indicate the value of the central processor instruction word and data word parity bits. The INS BR PB signal indicates the value of the instruction word parity bit. The SYLO BR and SYL1 BR signals indicate the value of the data word parity bits when the MODE control switch is in the TRS position.
- 2-324. INS BR PB, SYLO BR, and SYL1 BR are the outputs of three latches which are set by corresponding central processor parity bits as follows:
- 1. In the ML mode at A-5 time of cycle 4.
- 2. In the DD mode at the A-5 time following the generation of the ADR COMP signal.

The INS BR PB, SYLO BR, and SYL1 BR latches are reset as follows:

- 1. In the ML mode at A-4 time of cycle 4.
- 2. In the DD mode at the A-4 time following the generation of the ADR COMP signal.
- 3. By a CD reset signal.
- 2-325. The presence of instruction word and data word parity bits are detected and stored in three latches. These latches control the setting of the INS BR PB, SYLO BR, and SYL1 BR latches and are set by an MBR 14 signal as follows:

Control Latch	Set Duration
INS BR PB	A-12 time to the following A-11 time.
SYLO BR	C-4 time to the following A-3 time during a central processor store cycle.
	B-4 time to the following A-3 time during a central processor read cycle.
SYL1 BR	A-4 time to the following A-3 time during a central processor store cycle.
	C-4 time to the following A-3 time during a central processor read cycle.

2-326. INPUT/OUTPUT PROCESSOR.

- 2-327. The Input/Output Processor contains the circuits necessary to control the transfer of information into or out of the Central Processor. The Input/Output Processor contains control logic for the following:
- 1. Printer
- 2. Typewriter
- 3. Digital Data Plotter
- 4. Input Serializer
- 5. Discrete Output and Display Register
- 6. Program Control Mode Display Register
- 2-328. PRINTER LOGIC.
- 2-329. The printer control logic (figure 2-49) consists of: (1) a 26-bit parallel register; (2) a BCD and octal decoder; (3) a 12-state counter; (4) an asynchronous timer; (5) program control logic; and (6) an odd parity generator.




Figure 2-48. Data Display Shift Register

2-330. TWENTY-SIX BIT PARALLEL REGISTER. (See figure 10-28, sheet 42.) The 26-bit register provides storage for one complete processor data word. Data bits SIGN and 1 through 5 are gated into the register with a print-store or carriage gate (PRS + CARR GATE) at A-1-Z time. The gate is developed when either the print-store 774 NOT (PRS 774 NOT) latch or carriage control (CARR CTRL) latch is set. The PRS 774 NOT latch is set when any print-store instruction except 774 is programmed. This indicates that data line transfers to the printer are allowable. The CARR CTRL latch is set when a CIO 160 is programmed. This commands a control carriage skip operation in the printer. The number of skips is dictated by a decode of the first six data bits. Data bits SIGN and 1 through 25 are gated into the 26-bit register at A-1-Z time by means of a print-store gate (PRS GATE). The PRS GATE is developed when PRS 774 NOT latch is set. The 26-bit register is reset with a machine reset (MACH RST) or a printer reset (PRINT RST). The MACH RST level clears the 26-bit register when PTC power is cycled on or when the machine reset pushbutton on the PTC is pressed. The PRINT RST level causes the clearing of the 26-bit register and it occurs: (1) when the buffer register within the printer is loaded with 4, BCD characters; (2) when the buffer register within the printer is loaded with 12 octal characters; (3) when the buffer register within the printer is loaded with a carriage control instruction; or (4) when the processor is released for the following operation as dictated by the PROCESSOR RE-LEASE level fed back to the processor from the printer. The clearing of the 26-bit register initializes the register for the next instruction word.




Figure 2-49. Printer Controls Block Diagram

- 2-331. DECODER. The data word is decoded and furnished to the printer parallel-by-bit (either 3 or 6 bits per character) and serial-by-character on seven data lines (figure 10-28, sheets 43 and 44) designated DATA 1, DATA 2, DATA 4, DATA 8, DATA A, and DATA B. (See figure 2-50 for printer character coding.) Another line furnished is DATA C which is an assigned parity bit (odd) for each character group transmitted. Data is transferred in 26-bit word groups in either octal (OCTAL) or binary coded decimal (BCD) modes. In the OCTAL mode, the 26-bit data word is serialized into eight 3-bit characters and one 2-bit character. Each character is transferred with its parity bit to the printer. After each 9 character data word is transferred an automatic three character spacing is instituted by holding all data lines to zero during counts 10, 11 and 12 of the 12-state counter, while providing a parity bit. The 12 character transfers are itemized by the 12-state counter and are completed within two instruction times. In the BCD mode, the 26-bit data word is divided into four 6-bit characters. Each character is transferred to the printer under regulation of the 12-state counter. The four character transfers require less than one instruction time.
- 2-332. TWELVE-STATE COUNTER. The 12-state counter (figure 10-28, sheet 45) which controls sorting bits into BCD and octal characters is controlled by 4 triggers which are aligned into a four position counter. The counter starts to cycle when the processors asynchronous timer reaches 015-030 time and adds a count each succeeding time the asynchronous timer goes to 015-030 time. The counts of the 4 triggers are decoded into twelve decimal counts (DEC 1 through DEC 12) thereby forming the 12-state counter. The triggers are reset, rendering a zero count by means of a machine reset or a control reset (CNT RST). The machine reset is explained in a previous paragraph and the CNT RST is developed the same as the PRINT RST in the 26-bit register. This also is explained in a previous paragraph.
- 2-333. ASYNCHRONOUS TIMER. The asynchronous timer is a delay type network which produces four sequential gates (015-030, 060-090, 090-000, and 105-000) occurring within 13 USEC, but not less than 11.1 USEC. Each cycle of the timing generator institutes a character transfer from the processor to the printer while also controlling functions within the printer.
- 2-334. The timing generator is started when either the printer is set to print in character position 1 (PRINT CHAR POS 1) due to PARITY CHECK level (indicating parity error in printers previous line of print) received from the printer or during a print instruction. In both cases the printer buffer must be initialized to receive data and no inhibit must be present to prevent starting the timing generator. The timing generator is inhibited: (1) during BCD made when the 12-state counter is at decimal 4 (DEC 4) time and the timing generator is presently at 090-000 time; (2) during octal mode when the 12-state counter is at decimal 12 (DEC 12) time and the timing generator is presently at 090-000 time; or (3) when an end of line of print is reached as indicated by the group mark-word mark latch being reset (GMWM LTCH) and the timing generator is presently at 090-000 time. The inhibits indicate that the last octal or BCD character of a word is being transferred and a new cycle is not ready to start or that the processor is not released to start a new cycle.
- 2-335. PROGRAM CONTROL. In order for the printer to perform its functions, it must be programmed to do so. The programming instructions for printer controls are as follows:
- 1. CIO 170 This programmed instruction resets the BCD latch (BCD LTCH) and allows a BCD mode of operation. The BCD mode is inhibited when data is forced to the carriage control latches of the printer, or by the printer being ready to print or by a carriage instruction.

+ A B C D E F G H I ? .) + 0 0 * 0 * 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 0 1 0 1 0 1 0 1 0
+ A B C D E F G H I ? . + 0 0 * 0 0 * 0 0 * 0 0 0 0 0 0 0 0 0 0	1 0 1 0 1 0 1 0
+ A B C D E F G H I	1 0 1 0 1 0 1
+ A B C D E F G H I + O 0 * O 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 1 0 1 0 1
+ A B C D E F G H + D 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0	1 0 1 0 1 0
+ + B C D E F G C D C D C D C D C D C D C D C D C D C	1 0 1 0 1
+ A B C D E F 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 1 0
+ + A B C D E + A B C D + B C D	1 0 1
+ + A B C D E + A B C D + B C D	1 0
0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0
+ + PBC	-
0 0 0 1 1 1 0 B	
+ + + + + + + + + + + + + + + + + + +	0
+ + + + + + + + + + + + + + + + + + +	
+ + + + + + 0 0 0	1
	-
* 0 + 0 + 0	-
# H O H O H	1
1 0 H 0 H	•
0 0 1 0 0 0 0 M	-
0 + - 0 - 0 0	0
1 1 0 0 1 0	•
Z 0 1 0 0 1 0	-
	
<u></u>	
1 0 0 1 0	
1 0 0 0 1 * K	•
7 + 1 0 0 0	1
1 0 1 0 0 0	•
0 1 1 1 0 + 4	
	•
. * 0 + + 0 +	
1 0 0 1 1 0 1	0
0 0 0 0 0 0	1
0 0 1 1 0 4 K	•
	
X * 0 + 0 + 1	<u> </u>
W 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	•
0 1 0 1 0	1
0 1 0 1 0 1	•
1 0 0 1 0 0 1	
N * 0 1 0 0 1	۰
\	
: : 0 0 1 1 0 0	1
- + 0 0 1 1 0	•
1 0 0 0 1 0 1	-
1 0 0 * 0 0	-
в + 0 0 н 0 0	
8 0 0 0 1 0 0	=
	-
	<u> </u>
	<u> </u>
4 0 0 0 0 1 0	_
8 + 0 0 0 H	
1 0 0 0 0 1	0
0 0 0 0	•
N A A O O O O	0
	<u> </u>
Printer Character Data Line "C" "B" "A" "8" "4"	"1"

Figure 2-50. Printer Character Coding

- 2. CIO 164 This programmed instruction sets the octal latch (OCTAL LTCH) and allows octal mode of operation. Octal mode is inhibited by the same inhibit conditions as in the BCD mode above. Sequential print-store operations cannot be programmed in the octal mode since it requires two instruction cycles to process all the octal characters in one word.
- 3. CIO 160 The printer carriage is controlled by a CIO 160 and the decoded data bits shown in figure 2-51. Carriage control depends on a paper tape within the printer. If a hole is sensed in channel 12 of the carriage control tape an automatic skip to channel 1 will occur. This provides automatic page control for a standard format output on the printer paper without the use of a programmed CIO.
- 4. PRS 774 The print-store 774 instruction sets the PRS 774 NOT latch, which causes blocking of the data lines to the printer and filling the remaining buffer positions with space characters. One line of print is thereby initiated.
- 5. PRS 775 The print-store 775 instruction causes transfer of data from the accumulator into the printer buffer. A print cycle occurs if the buffer is filled.
- 6. PRS 000-773 The print-store 000-773 instruction causes the transfer of data from the memory address specified to the accumulator and then to the printer buffer.
- 2-336. A non-programmed control is the printer ready level (PRNTR READY). PRNTR READY (figure 10-28, sheet 44) allows printer operation if bit 25 of the processors A switches is not sensed when the level is present. If the A switch is sensed ("0") a printer busy level is developed which prevents printer operation. The PRNTR READY level is present when the printer feeds back to the processor controls concurrent levels indicating readiness of the printer to perform another function.
- 2-337. PARITY CHECKING. The data line outputs (figure 10-28, sheet 44) are checked for correct parity (odd) by parity detector circuits. A typical parity detector is explained earlier in subsidiary circuit descriptions. If even parity is detected during character transfer, a "1" is added to the existing even parity thereby generating correct parity (odd). The generated bit is placed on the DATA C line and transferred to the printer along with all the data bits which make up the character.
- 2-338. Another parity check is made when data is transferred from the printer buffer to the printing mechanism whithin the printer. If an error is detected the printer is not stopped but a PARITY CHECK level is routed back to the Central Processor as a control to identify the error. The possible errors and means of identification are as follows: (See figure 10-28, sheet 44 for parity error controls.)
- 1. BCD error during buffer load or print is identified by a character "b" printed in the first position of the next line of print providing the next line of print is BCD. The BCD printout is indented one print position from the normal place that a line of print is started.
- 2. BCD error during buffer load or print is identified by a character, "b" printed in the first position after the first word of octal print (tenth position), providing the next line of print is octal.
- 3. Octal error during buffer load is identified by a character "-" printed in the second space after the word in which the error occured (eleventh position).

То	CIO Code			1	Data Line		
	CIO Code	1	2	4	8	A	В
Immediate SI	kip						
Oha							
Channel 1 Channel 2	160 160	X	x		}		
Channel 3	160	x	X	l	1		ł
Channel 4	160			x	1		
Channel 5	160	Х		X			
Channel 6	160		X	X			
Channel 7	160	X	X	X	1 1		
Channel 8	160				X		
Channel 9	160	Х			X		=
Channel 10	160	.	X		X		
Channel 11	160	Х	X	3.7	X X		ĺ
Channel 12	160			Х	[*]		
Immediate Sp	pace						
1 Space	160	х					x
2 Spaces	160		Х				X
3 Spaces	160	X	X				x
Skip After Pr	rint						
Channel 1	160	Х				x	х
Channel 2	160		Х			X	X
Channel 3	160	X	X			X	X
Channel 4	160			X	l	X	X
Channel 5	160	X		X	1	X	X
Channel 6	160	47	X	X		X	X
Channel 7	160	X	X	X	_v	X	X
Channel 8 Channel 9	160 160	x			X	X X	X X
Channel 9 Channel 10	160	^	x		x	X	X
Channel 11	160	X	x		x	X	X
Channel 12	160	22		Х	x	X	x
Space After	Print				!		
1 Space	160	x				x	
2 Spaces	160		х			X	ļ
3 Spaces	160	X	X			X	
Note: "X" re	presents a ''1	11		<u></u>	<u> </u>		<u></u>

Figure 2-51. Printer Carriage Control Codes

- 4. Octal error during print, providing the next line of print is BCD, is identified by a character "b" printed in the first position of the next line of print. The octal printout is indented one print position from the start of a line of print.
- 5. Octal error during print, provided the next line of print is octal, is identified by a character "b" in the first position after the first word of octal print (tenth position).
- 2-339. TYPEWRITER LOGIC. (See block diagram figure 2-52 and figure 10-28, sheets 37 and 38.)
- 2-340. The typewriter control logic is activated by four CIO commands (CIO 120, 124, 130 and 134). The first three CIO's, in the order shown, control three print modes: (1) print (type) alpha numeric; (2) print (type) decimal; and (3) print (type) octal, respectively. CIO 134 performs the following control functions when the indicated accumulator bits are present:

Accumulator Bit	<u>Function</u>
SIGN	Space
. 1	Select black ribbon
2	Select red ribbon
3	Set index
4	Provide carriage return
5	Set tab

- 2-341. During the time that the 6 hi-order bits of the accumulator are being transferred to the 6 typewriter binary coded decimal (BCD) latches, a decoder latch is set (from B-1 through A-2 time) to provide mode selection and function control gates. These gates are; print alpha-numeric (PRINT ALPH NUM), print decimal (PRINT DEC), print octal (PRINT OCT) and PRINT CONTROLS. The PRINT ALPHA NUM or PRINT CONTROLS gate allows gating of 6-bits of accumulator information into the BCD latches to set up either one alpha-numeric character of type or one control function. Print decimal (PRINT DEC) allows gating of 4-bits of accumulator information into four BCD latches to set up one decimal coded character of type. Print octal (PRINT OCT) allows gating of 3-bits of accumulator information into three BCD latches to set up one octal coded character of type. (See figure 2-53 for decoded accumulator bits at the BCD latches.)
- 2-342. There are five control latches which provide gating levels for five specific typewriter control functions. The functions are as follows: (See timing charts figures 2-54 and 2-55 for control and print timing charts.)
- 1. Alpha-numeric spacing (ALP SPA) --- is a latch controlled level developed during PRINT ALPHA NUM mode, providing PRINT DEC mode is not selected.
- 2. PRINT DATA --- is a latch output gating level which occurs during any print mode.




Figure 2-52. Typewriter Controls Block Diagram

- 3. Spacing and tilt selection level (GATE L) --- is developed during any print mode at A-3-Z time. This allows time for data to be gated out of the accumulator into data latches at A-1-Z time.
- 4. Typewriter controls gate (PRINT CONTROLS) --- is developed only during CIO 134.
- 5. Octal decode gate to print drivers --- is developed under control of the PRINT OCT mode and is used only to force zero in the octal mode when a condition of 'no data present' prevails.

	·	· · · · · · · · · · · · · · · · · · ·	Accum	ulator Bit	s	· · · · · · · · · · · · · · · · · · ·
Character	5	4	3	2	1	SIGN
Selected			во	D Code		
	1	2	4	8	A	В
A	х				х	х
В		x			x	x
С	x	х		}	x	x
D			x		x	x
E	x	t.	х		x	X
F		x	x		x	X
G	х	x	х	ĺ	x	X
Н				x	x	x
I	x			x	x	x
J	x					X
K		x				X
L	x	x				X
M			x			x
N	x		x			X
o		x	x		ļ	x
P	x	x	x			X
Q				х		X
R	x			х		· x
s		х			x	
т	х	х			x	
υ			X		X	^
v	x		х	į	х	_

Figure 2-53. Typewriter Character Coding (Sheet 1 of 4)

,		,	Accum	ulator Bits		•
Character	5	4	3	2	1	SIGN
Selected			В	CD Code		
	1	2	4	8	A	В
w		х	х		х	
х	x	x	x		x	
Y				х	X	
Ż	x			x	x	
1	x					
2		x				
3	x	x		}		
4			x			
5	x		x			
6		x	x			
7	x	x	x			
8				x		
9	x	,,		x		
0		x		x	- -	
?		х	и	x	х	х
д		·	х	x	х	x
ſ	x		x	x	х	x
!		х		x	!	x
*			x	x		x
]	x		х	x		x
≠		x		x	x	
%			x	x	x	

Figure 2-53. Typewriter Character Coding (Sheet 2)

			Accun	nulator Bit	ts	
Character	5	4	3	2	1	SIGN
Selected		-	ВС	D Code		
· _	1	2	4	8	A	В
	х		х	х	х	
@			x	x		
:	. x		x	x		
>		x	x	x		
;		х	X	x		
$\sqrt{}$	x	x	x	x		
\		x	x	x	х	
<		x	X	x	x	x
Δ	x	x	x	x		x
н	x	x	х	x	x	
Ŧ	x	x	х	x	x	x
-						x
#	x	х		x		
₹				1	x	
&					x	X
\$	x	x		х		x
,	х	x		х	x	
•	x	x		x	x	x
/	x				x	
Space						
Note: "X" ind	icates a ''1	" in the bit	position.			-

Figure 2-53. Typewriter Character Coding (Sheet 3)

	Ac	cumulator	Bits
G) a sate	2	1	SIGN
Character Selected		OCTAL C	ode
	1	2	4
1	х		
2		x	
3	х	x	
4			x
5	x		X
6		x	х
7	х	х	Х
0			
Note: ''X''	indicates a	''1'' in the	bit position

Figure 2-53. Typewriter Character Coding (Sheet 4)

- 2-343. The five control latches and the six BCD latches are all reset at the same times, after a print cycle is completed NORMAL RESET and during a regular machine reset (STRT RESET).
- 2-344. TYPE CYCLE TIMING. The type cycle timing is determined by the case location (upper or lower case) of the previously typed character and is controlled by the case control latch. The lower case which contains capital letters is used normally since capital letters are the only letters available. Shifting to upper case allows use of special symbols. The case control latch is reset to lower case (LC LATCH) as follows:
- 1. When a lower case character is programmed and the typewriter is in upper case if printing is not inhibited by the presence of the BLOCK TILT AND ROTATE gate and a ready condition (TILT SELECT gate) is present. The BLOCK TILT AND ROTATE gate indicates that a CIO 134 is programmed and that the typewriter is busy, i.e., mechanically shifting case (SCC TRANSFER latch is set). The TILT SELECT gate is present when; (1) the typewriter is not busy (SCC TRANSFER latch reset); (2) the typewriter is waiting for a shift operation; and (3) the function control latches, GATE L and PRINT DATA, are set.
- 2. Approximately 64 MSEC after a machine reset (MACH RESET) is initiated if the typewriter is not busy (SCC TRANSFER latch is reset).




Figure 2-54. Typewriter Control, Timing Chart




Figure 2-55. Typewriter Print, Timing Chart (Sheet 1 of 2)




Figure 2-55. Typewriter Print, Timing Chart (Sheet 2)

·	

- 2-345. The case control latch is set to upper case (UC LATCH) when; (1) an upper case character is programmed, and the typewriter is presently in lower case; (2) when printing is not inhibited by BLOCK TILT AND ROTATE gate; and (3) when the TILT SELECT gate is present.
- 2-346. The case control latch remains in its present state until programmed to change. Each time the status of the case control latch changes, the corresponding case control magnet in the typewriter is actuated and the type head positioned accordingly.
- 2-347. CONTROL FUNCTIONS. There are six typewriter control functions. (See figure 10-28, sheet 38.) Each control function is developed from two control gates (TILT SELECT and PRINT CONTROLS) and a BCD latch decode characteristic of that function. The concurrence of these three levels causes a typewriter magnet to pick and the programmed function to take place. One function, the carriage return function, is peculiar in that its magnet (CAR RET MAG) can also be picked in another way. It is picked when the READY level and the RIGHT MARGIN level occur at the same time. The READY level is present when; (1) the typewriter is not waiting for a shift (WAIT FOR SHIFT level is a "1"); (2) when the typewriter feedback circuits indicate completion of that last print cycle (SCC TRANSFER = "1"); and (3) the tab and carrier return interlock is cleared to allow a carriage return. The RIGHT MARGIN level is a feedback from the typewriter which indicates that the printing has reached the right extreme. The WAIT FOR SHIFT level is a "0" (delayed 70 MS) which allows going from upper case to lower case and conversely. The delayed WAIT FOR SHIFT level inhibits normal reset during case change.
- 2-348. The typewriter sends several cam operated and interlock feedback levels to the control logic. These levels are designated on figure 10-28, sheet 38 as a letter or a letter prefixed by a lozenger ($\mathcal A$), and indicates functions status. The feedback levels set or reset three control latches whose outputs collectively relay to the control logic the present typewriter status, i.e., that the typewriter is either ready for another operation or is busy. The three control latches and their feedback controls are as follows:
- 1. The selectric common contacts transfer latch (SCC TRANSFER) is set when ground potential is routed through the normally open contacts of the print feedback cams resulting in feedback Z or X N indicating a print cycle is still underway. When the carriage return index is reached, the normally open carriage return index cam contacts produce feedback X B, causing the latch to set by routing ground to its set control. This indicates that the typewriter is busy. The SCC TRANSFER latch is reset when feedbacks X A and W are at ground potential. The normally closed cam operated contacts (which indicate that a print cycle is not in progress; that a case shift is not underway; and that space, backspace, tab, and carriage return operations are not in progress) allow routing ground back to the reset control of the SCC TRANSFER latch.
- 2. The tab and carriage return interlock latch (TAB AND CRTN INTLK) is set when feedback $\mbox{\ensuremath{\mathcal{H}}}$ C is at ground potential. The ground level is routed through the normally open tab interlock contacts and indicates that the typewriter is busy. The TAB AND CRTN INTLK latch is reset when feedback $\mbox{\ensuremath{\mathcal{H}}}$ Y is present. The feedback is ground level routed through the normally closed contacts and indicates that no tab or carriage return operation is under way.
- 3. The right margin latch (RIGHT MARGIN) is set when feedback $\mbox{\em H}$ E is at ground potential. Ground is routed through the normally closed END OF LINE interlock contacts indicating that the end of the line is not yet reached and that the typewriter is

V-2-106

ready for another operation. When the end of the line is reached the interlock contacts cause ground to be routed through the normally open contacts. Feedback X F resets the right margin latch which effectively prevents another operation until the print head returns to the left margin.

- 2-349. PRINT CONTROLS. The type head must be positioned for proper selection of the desired letter or symbol to be printed. This is done by selection of the correct combination of rotate print drivers R1, R2, R2A and RS and tilt print drivers T1 and T2. (See figure 2-56 for the selection and tilt rotate schedule of each letter or symbol on the typewriter keyboard.) The combination of print drivers selected is a result of the outputs of the BCD latches gated by the TILT AND ROTATE gate. (See figure 10-28, sheet 38.) The TILT AND ROTATE gate allows tilting and rotating of the type head and is made up of all the pre-required conditions for the tilt-rotate operation to take place. These conditions are as follows:
 - 1. The typewriter must be in upper or lower case operation.
- 2. The presence of any print mode at A-3-Z time (PRINT DATA L and GATE L latches set).
- 3. The tilt-rotate operation is not blocked due to a function caused by CIO 134 or to the typewriter being busy (SCC TRANSFER latch set).
- 4. The typewriter is not waiting for a shift operation, i.e., no case change is in progress.
- 2-350. PARITY CHECKING. The outputs of the tilt and rotate drivers are checked for correct parity (odd) by the parity detector circuits. The parity detector used here (figure 10-28, sheet 38) is the same as the typical parity detector explained earlier in subsidiary circuit descriptions. If even parity is detected during the time the print driver gating level (TILT AND ROTATE GATE) is present, the check magnet is picked in the typewriter and a check bit is developed. A "1" is therefore added to the existing even parity thereby generating correct parity (odd).

			BCD K	eybo	ard					
Upper Case	Lower Case	T 2	Check Bit	T 1	R ₂	R 1	R 2	R 5	TLT	ROT
Upper case is blank	A		х		х	х	х	х	3	~5
except as indicated.	В		х	:	x		X		3	+ 1
ingicated.	С				x		x	x	3	-4
	D		х		x	x			3	+ 2
	E				x	x		х	3	-3
	F				х				3	+ 3

Figure 2-56. Selection and Tilt-Rotate Schedule (Sheet 1 of 3)

			BCD	Keyl	oard					
Upper Case	Lower Case	T 2	Check Bit	T 1	R ₂	R 1	R 2	R 5	TLT	ROT
?	G		X		х			х	3	-2
	н		х			x	 	x	3	-1
	I					x			3	+ 4
	J			x	х	х	х	х	2	-5
	К			x	x		х		2	+1
	L	;	х	x	X		х	Х	2	-4
	М			x	x	х			2	+ 2
	N		х	x	X	х	,	x	2	-3
	o		х	x	x				2	+ 3
	Р			x	X			x	2	-2
*	Q			x		х		Х	2	-1
	R		х	x		x			2	+ 4
	S	X			X		X		1	+ 1
	Т	х	х		X		X	x	1	-4
,	U	х			X	X			1	+ 2
	v	х	х		Х	Х		X	1	-3
	w	х	x		X				1	+ 3
	x	х			X		:	х	1	-2
%	Y	х				x		Х	1	-1
	z	х	х			X			1	+ 4
	1	х	x	x	x	x	X	х	0	-5
	2	х	x	х	x		X		0	+ 1
	3	x		х	х		X	х	0	-4
	4	Х	х	х	Х	x	Х		0	+ 2

Figure 2-56. Selection and Tilt-Rotate Schedule (Sheet 2)

			BCD	Keyb	oard					
Upper Case	Lower Case	T 2	Check Bit	T 1	R ₂ A	R 1	R 2	R 5	TLT	RC
	5	х		Х	x	x		х	0	_
	6	x		х	x				0	+
	7	х	х	х	x			х	0	-
-	8	х	х	x		x		Х	0	-
:	9	х		х		x			0	+
	ø	х		х				Х	0	
;	-		х	х	x	х	х		2	
	1	х	X	х					0	+
•		x	х		x	x	X		1	
					x	x	Х		3	
	\$			x					2	+
	,	x							1	+
			х					,	3	+
		x			х	х	x	х	1	_

110te. 21 maicates that typewriter solehold is energized.

Figure 2-56. Selection and Tilt-Rotate Schedule (Sheet 3)

2-351. DIGITAL DATA PLOTTER.

2-352. The digital data plotter is controlled by three commands, CIO 140, 144 and 150. (See block diagram, figure 2-57.) The CIO 140 and 144 commands control direction of plotting and the CIO 150 command raises or lowers the plotting pen.

2-353. A CIO 140 command drives the plotting paper in the forward or reverse direction for plotting along the X axis of the pen. A CIO 144 command drives the pen to the left or right for plotting along the Y axis of the pen. Plotting is performed in 0.01 inch steps at a rate of 300 steps per second. The plotter can be stepped a maximum or 1024 times (approximately 10 inches) along the X or Y axis of the pen by each X or Y command.

2-354. The direction of plotting is determined by the value of the SIGN bit contained in the central processor accumulator data word at the time an X or Y command is issued.




Figure 2-57. Plotter Block Diagram

(See figure 10-28, sheet 39.) A "0" value enables the plotting paper to be driven in the forward direction (DRUM DOWN PLOT) or enables the pen to be driven to the left (CARR LEFT PLOT). A "1" value enables the plotting paper to be driven in the reverse direction (DRUM UP PLOT) or enables the pen to be driven to the right (CARR RIGHT PLOT).

2-355. A plotting operation which consists of an X and/or a Y command allows the plotter to be stepped along the X and Y axes simultaneously. The number of plotting steps performed along each axis is determined by the binary count contained in data bit locations 16 through 25 of the central processor accumulator at the time a plotting operation is commanded. The number of plotting steps to be performed along the X and Y axes is loaded into two ten trigger counters (one counter for X and one counter for Y). (See figure 10-28, sheets 40 and 41.) The counters are stepped down by the 300 cycle per second counter under control of CIO 144. When both the X and Y counters reach the zero count, the plotting operation stops.

2-356. A CIO 150 command raises the pen (PEN UP) if the central processor accumulator data bit 25 value is a "1". The pen is lowered (PEN DOWN) when the central processor accumulator data bit 24 value is a "1". The position of the pen can be changed a maximum of ten times per second.

2-357. INPUT SERIALIZER.

2-358. The input serializer takes parallel information from the intercept latches, program register "B" switches, or program register "A" switches for the purpose of either exercising program control or for manually inserting data into the processor. (See block diagram, figure 2-58.) The interrupt latches are read into the serializer under control of a CIO 154; the program register "A" switches are read into the serializer under control of a CIO 214; and the program register "B" switches are read into the serializer under control of a CIO 220. The bits loaded into the serializer are serialized into the accumulator at the specific phase and bit gate times shown on figure 10-28, sheet 36.

2-359. The PTC program register "A" switches have dual usage of bits 17 through 25. Discrete inputs six through one are routed through the "0" side of "A" switch bits 17 through 22. The typewriter busy, plotter busy and printer busy signals are routed through the "0" side of "A" switch bits 23, 24 and 25, respectively.

2-360. DISCRETE OUTPUT AND DISPLAY REGISTER. (See block diagram, figure 2-59.)

2-361. The discrete output and display register is a six latch register (figure 10-28, sheet 7) whose latches are set by the six low order bits of the accumulator when a CIO 120 is programmed. Each latch output goes to a line driver and a lamp driver. Each line driver output effects the read-out of one of the six channels of LVDCME delay lines (in ASTEC configuration) when programmed to do so, whereas the indicators indicate latch status. The register can also be used similarly to the program control mode display register (as a programmers tool) to indicate that a program sequence (e.g., a pass count) has occurred.




Figure 2-58. Input Serializer. Block Diagram




Figure 2-59. Discrete Output and Display Register, Block Diagram

2-362. PROGRAM CONTROL MODE DISPLAY REGISTER. (See block diagram, figure 2-60.)

2-363. The program control mode register is a six latch register (figure 10-28, sheet 7) used as a program tag for the programmers use only. The latches in the register are set by the six low order bits of the accumulator when a CIO 204 is programmed at A-1 time. As each latch is programmed to "set", a corresponding lamp is lit indicating a desired program sequence (e.g., a pass count) has occurred.




Figure 2-60. Program Control Mode, Block Diagram

SECTION III

INTERFACE AND CONTROLS

3-1. SCOPE.

3-2. This section describes the locations of all PTC interface connectors and references the drawings that identify the signal at each pin of these connectors. This section also describes the function of each control or indicator on the PTC control panels; drawings of the control panels are included in this section.

3-3. INTERFACE.

- 3-4. INTERFACE WITH LVDAME.
- 3-5. All of the PTC-LVDAME interface signals appear at pins of connectors 9009J1 through 9009J6 located on the left side feature strip of the 03 frame, shown on figure 3-1. The signals on the pins of these connectors are identified on figure 10-4, sheets 10, 13 through 18, 32, and 41.
- 3-6. INTERFACE WITH 1443 PRINTER.
- 3-7. All of the PTC-1443 Printer interface signals appear at the pins of connectors 01J3, 01J4, and 01J5 located on the left side of the 01 frame, shown on figure 3-2. The signals on the pins of these connectors are identified on figure 10-4, sheet 27.

NOTE

Connectors 01J6 through 01J12 shown on figure 3-2 are used for PTC self-check cables. The signals on the pins of these connectors are given on figure 10-4, sheets 20 through 24.

9009J6 9009J5 9009J4	9009J3 9009J2	9009J1	
			_

Figure 3-1. PTC-LVDAME Interface Panel




Figure 3-2. PTC-1443 Printer Interface Panel

3-8. INTERFACE WITH TYPEWRITER.

3-9. All of the PTC-Typewriter interface signals appear at the pins of plug 01P13, which connects to the 01J13 connector located on the rear of the typewriter. The signals on the pins of this plug are identified on figure 10-4, sheet 18.

3-10. CONTROLS AND INDICATORS.

3-11. The PTC operating controls and indicators are shown on figures 3-3 through 3-6; these controls and indicators are described in figure 3-7. The location of each control panel on the PTC is shown on figure 1-3.




Figure 3-3. Tape Reader and Mode Control Panel




Figure 3-4. C. E. Panel




Figure 3-5. Memory Load and Data Display Panel




Figure 3-6. Processor Display Panel

						_		
Description and Function	Alternate action pushbutton/lamp which turns off the tape spooler without turning off the tape reader.	Alternate action pushbutton/lamp which controls application of main power to tape reader and spooler.	Alternate action pushbutton/lamp which controls tape direction.	Momentary action pushbutton/lamp which causes the tape to be manually advanced one tape word, in either the forward or reverse direction, as determined by the FORWARD/REVERSE switch. When lit, the lamp indicates that the tape must	Alternate action pushbutton/lamp which inhibits the transfer of tape data to the central processor unit (DIN line) during a load operation or when a tape address of 00010 is programmed.	Momentary action pushbutton/lamp which starts the tape reader when the AUTO mode is selected.	Momemtary action pushbutton/lamp which stops the tape reader.	Alternate action pushbutton/lamp which allows the the operator to load the memory from the tape reader (AUTO) or from the MEMORY LOAD AND DATA DISPLAY panel (MANUAL).
Ref. Des.	S20, DS20	S19, DS19	S18, DS18	S17, DS17	S16, DS16	S15, DS15	S14, DS14	S3, DS3
Control/Indicator	INHIBIT READER CONTROL	PWR ON/PWR OFF	FORWARD/REVERSE	MANUAL ADVANCE TAPE	VERIFY ONLY	START	STOP	AUTO/MANUAL
Area	TAPE READER CONTROL							МОВЕ
Panel	TAPE READER AND MODE CONTROL	(ngure 3-3) NOTE	All reference	for parts on this panel must be pre-fixed by 03A1, the reference	this panel.			

Figure 3-7. Controls and Indicators (Sheet 1 of 17)

							<u> </u>
Description and Function	Alternate action pushbutton/lamp. The ML position is used for memory loading or verifying. The DD position is used for displaying data from the Central Processor.	Momemtary action pushbutton/lamp which sets the latches that control the ERROR lamps on the MEMORY LOAD AND DATA DISPLAY panel. This checks the output latch, the lamp driver, and the lamp.	Not used.	Alternate action pushbutton/lamps that indicate the address bits (of the tape format) of the tape word being read. These bits do not indicate actual tape addresses, but instead they initiate PTC functions. These pushbuttons can be used to manually insert address hits into the tane	reader register when the SEL ADR portion of the SEL ADR/ADV CTR switch is lit.	Special action pushbutton/lamps that indicate the contents of the binary counter which counts the tape sequence bits in the AUTO mode when the tape reader is running forward. In the MAN-UAL mode the counter is controlled by the pushbuttons when the ADV CTR portion of the SEL ADR/ADV CTR switch is lit. (Refer to paragraph 3-22.)	Alternate action pushbutton/lamp that causes all single shots, counters, and delays to cycle continuously during self-check.
Ref. Des.	S2, DS2	S1, DS1		S4, DS4 through S8, DS8		S4, DS4 through S8, DS8	S13, DS13
Control/Indicator	ML/DD	ERROR DEVICES TEST	Blank	ADR 1 through 5		2^0 through 2^{12}	FREE RUN SS
Area	море			TAPE AD- DRESS			TAPE READER SELF CHECK
Panel	TAPE READER AND MODE CONTROL (figure 3-3)						

Figure 3-7. Controls and Indicators (Sheet 2)

Description and Function	Alternate action pushbutton/lamp that starts or stops the tape reader and tape spooler during self-check. (This switch by-passes the RUN tratch.)	Alternate action pushbutton/lamp that allows word counter (2 ⁰ through 2 ¹²) to be manually advanced when ADV CTR is lit. SEL ADR allows manual selection of the tape address (ADR 1 through ADR 5).	Alternate action pushbutton/lamp that enables the PTC self-check circuits.	Momentary action pushbutton used to check all indicator lamps on this panel.	Indicator lamps that show the state of all latches in the Central Processor accumulator. Alternate action pushbutton/lamp that disables the ACCUMULATOR display if the Central Processor is not being checked.	Alternate action pushbutton/lamps. The top row of lamps display data that has been loaded into the memory buffer register. The bottom row of lamps display data to be loaded into the memory buffer register.
Ref Des.	S12, DS12	S11, DS11	S21, DS21	810	DS1 through DS26 and DS28 through DS33 S1, DS27	S2, DS34 through S14, DS46
Control/Indicator	FREE RUN READER	SEL ADR/ADV CTR	SELF CHECK	LAMP TEST	A/S and DLA 2 through DLA 26 (26 lamps); DLA 27 through 30, ACC 0, ACC 1, and DLB 1 through 20 (26 lamps); DLB 21 and AI 0 through 4 (6 lamps) ACC DISPLAY ENABLE	BIT 1 through BIT 13 (top row lamps) and MBR 1 through MBR 13 (bottom row lamps)
Area	TAPE READER SELF CHECK		i	None	ACCUMULATOR	MEMORY BUFFER REGISTER
Panel	TAPE READER AND MODE CONTROL (figure 3-3)				C.E. PANEL (figure 3-4) NOTE All reference designations for parts on this panel must be prefixed by 03A4, the refer- ence designation	for this panel.

Figure 3-7. Controls and Indicators (Sheet 3)

Description and Function	Alternate action pushbutton/lamp that provides odd parity situation if MBR switches are in an even condition (ODD PARITY lamp lit). The BIT 14 lamp displays parity bit that has been loaded into the memory buffer register.	Momentary action pushbutton that transfers data from MEMORY BUFFER REGISTER switches (MBR 1 MBR 13) into the memory buffer register. The memory buffer register can be loaded only during single phase operation.	Indicator lamps that display the phase at which the processor timing stops.	h Indicator lamps that display the bit gate at which the processor timing stops.	Alternate action pushbutton/lamp that disables timing displays if processor timing is not being checked.	Rotary switches and test jacks (two) that provide the phase, bit gate, and clock pulse to be used externally for oscilloscope synchronization during trouble shooting.	Rotary switch which selects the mode of timing performance, as follows:	NORM: Normal timing operation. SINGLE BIT: Timing stops at clock pulse Z. It can be advanced to the next clock pulse Z by the ADVANCE switch on either this or the PROCESSOR DISPLAY panel, or remotely via the ADV REMOTE jacks on this panel.
Ref. Des.	S17, DS49	816	DS51, DS52, DS53	DS55 through DS61	S18, DS50	S21, S22, S23, and TP3, TP4	S20	
Control/Indicator	BIT 14/ODD PARITY	LOAD	PHASE - A, B, and C	BIT GATE - BG1 through BG14	TIMING DISPLAY ENABLE	PHASE, BIT GATE, and CLOCK	NORM, SINGLE BIT, SINGLE PHASE, and SINGLE INST	
Area	MEMORY BUFFER REGISTER	ACCUMULATOR	PROCESSOR TIMING					
Panel	C. E. PANEL (figure 3-4)							

Figure 3-7. Controls and Indicators (Sheet 4)

—-	·					
Description and Function	SINGLE PHASE: Timing stops at A-10-Z, B-2-Z, or C-1-Z time. The timing can be advanced through these successive steps by the ADVANCE switch on either this or the PROCESSOR DISPLAY panel, or remotely via the ADV REMOTE jacks on this panel.	SINGLE INST: Timing stops at A-10-Z time. The timing can be advanced to the next A-10-Z time (one cycle) by the ADVANCE switch on either this or the PROCESSOR DISPLAY panel, or remotely via the ADV REMOTE jacks on this panel.	Momentary action pushbutton used to advance the timing as described for the NORM, SINGLE BIT, SINGLE PHASE, and SINGLE INST switches. This pushbutton/lamp is also used to control the Central Processor during a CST condition.	Jacks to which an external (remote) switch can be applied. The switch provides the same function as ADVANCE.	Test points that monitor various signals in the tape reader control logic.	Momentary action pushbutton used to check all indicator lamps on this panel.
Ref. Des.	S20		S19	TP1, TP2	TP5 through TP34	S15
Control Indicator	NORM, SINGLE BIT, SINGLE PHASE, and SINGLE INST (cont)		ADVANCE	ADV REMOTE	GRD, CHANNEL,TRCP, SEQ BIT, TAPB, FEED TRACK, GRD, TRCB, 500~MV, 10~MV, and TRCP ERR DLY	LAMP TEST
Area	PROCESSOR TIMING	-			TAPE READER	None
Panel	C. E. PANEL (figure 3-4)					

Figure 3-7. Controls and Indicators (Sheet 5)

			· · · · · · · · · · · · · · · · · · ·	
Description and Function	Alternate action pushbutton/lamp that controls the one-bit memory module selection code when reference to memory is made for an instruction. The lower (COMMAND) lamps indicate the module to be used for compare; the upper (COMPUTER) lamps indicate the	actual Central Processor memory module compared on. Alternate action pushbutton/lamp that selects either syllable 0 or syllable 1 for instruction word. The lower (COMMAND) lamps indicate commanded syllable to be used for compare; the upper (COMPUTER) lamps indicate the actual Central Processor memory syllable compared on.	Alternate action pushbutton/lamps that control the four-bit instruction sector address code. The lower (COMMAND) lamps indicate commanded sector address bits to be used for compare; the upper (COMPUTER) lamps indicate the actual Central Processor memory sector address bits compared on.	Alternate action pushbutton/lamps that control the eight-bit instruction address code. The lower (COMMAND) lamps indicate commanded memory instruction address bits to be used for compare; the upper (COMPUTER) lamps indicate the actual Central Processor memory instruction address bits compared on.
Ref. Des.	S6, DS6	S5, DS5	S1, DS1 through S4, DS4	S7, DS7 through S14, DS14
Control/Indicator	MODULE - 0/1	SYL - 0/1	SECTOR - IS 1 through IS 4	ADDRESS - A1 through A8
Area	INSTRUCTION ADDRESS			
Panel	MEMORY LOAD AND DATA DISPLAY (figure 3-5)	All reference designations for parts on this panel must be prefixed by 02A1, the reference designation for this panel.		

Figure 3-7. Controls and Indicators (Sheet 6)

Panel	Area	Control/Indicator	Ref. Des.	Description and Function
MEMORY LOAD AND DATA DISPLAY (figure 3-5)	DATA ADDRESS	PARITY BIT - BR	DS20	Indicator lamp that indicates the presence of instruction word parity in the Central Processor memory buffer register.
(c.c.amgri)		SECTOR - DS1 through DS4	S16, DS16 through S19, DS19	Alternate action pushbutton/lamps that control the four-bit data sector address code. The lower (COMMAND) lamps indicate the commanded data sector address bits to be used for compare; the upper (COMPUTER) lamps indicate the actual Central Processor memory data sector address bits compared on.
	INSTRUCTION ADDRESS	MODULE - 0/1	S15, DS15	Alternate action pushbutton/lamp that controls the one-bit memory module selection code when reference is made to memory for data. The lower (COMMAND) lamps indicate the data memory module to be used for compare; the upper (COMPUTER) lamps indicate the actual Central Processor data memory module compared on.
	DATA ADDRESS	OP CODE - OP 1 through OP 4	S29, DS30 through S32, DS33	Alternate action pushbutton/lamps that control Central Processor operation code bits (ML mode only). The lower (COMMAND) lamps indicate the commanded operation code bits to be used for compare; the upper (COMPUTER) lamps indicate the actual Central Processor operation code bits compared on.
		OPERAND - OA 1 through OA 9	S20, DS21 through S28, DS29	Alternate action pushbutton/lamps that control Central Processor operand address code bits. The lower (COMMAND) lamps indicate the commanded operand address code bits to be used for compare; the upper (COMPUTER) lamps indicate the actual Central Processor operand address code bits compared on.

Figure 3-7. Controls and Indicators (Sheet 7)

Description and Function	Momentary action pushbutton used to check all indicator lamps on this panel.	Indicator lamp that indicates odd parity in the tape reader register.	Indicator lamps that indicate the presence of Central Processor buffer register data parity bits.	Indicator lamps that indicate the presence of data word (COMMAND) parity bits in syllables 0 and 1.	Alternate action pushbutton/lamps that control the bits of a data word to be loaded into the Central Processor. The lamps on the right half of the pushbuttons indicate the commanded bits; the lamps on the left display the actual Central Processor data bits.	Not used.	Lamps that indicate errors as follows:	Section Lamp Type of Error	PARITY (TAPE Tape parity SERIAL Serial parity	TAPE SE 1 Tape reader clock pulse SE 1 Tape sequence SE 2 Tape sequence
Ref. Des.	S33	DS34	DS35, DS36	DS35, DS36	S34, DS38 through S59, DS63				DS75	DS74
Control/Indicator	LAMP TEST	SERIALIZER - PARITY BIT	PARITY BIT - BR	PARITY BIT - SYL 0 and SYL 1	SIGN through 25	Blank	Refer to Description and Function column.			
Area	None		DATA				ERRORS			
Panel	MEMORY LOAD AND DATA DISPLAY	(figure 3-5)								

Figure 3-7. Controls and Indicators (Sheet 8)

Description and Function	Lamp Type of Error	TRS Transfer register	Š	SSMSC Sector/syllable/module	Serial compare OAC Operand Address		AI3 Accumulator data	HOPC1 HOP constant compare	SSMBR Sector/syllable/module	buffer register compare	BR14 Parity bit compare	Momentary action pushbutton that resets all indicators in the ERRORS area on this panel.	Indicator lamp that indicates the condition of the invert error latch.	Rotary switch that selects data for display as follows:	Type of Data	None Instruction address Accumulator data Transfer register serial
I	Section	_				COM-	PARE					Momentary a indicators i	Indicator lamp that inditue the invert error latch.	Rotary switcl follows:	Position	NONE AI3-IA AI3-DATA TRS
Ref. Des.		DS73	DS72	DS71	DS70		DS73	DS72	DS71		DS70	S64	DS68	S67		,
Control/Indicator	Refer to Description and Function column. (cont)											ERROR RESET	INVERT ERROR	DISPLAY SELECT		
Area	ERRORS													DISPLAY MODE		
Panel	MEMORY LOAD AND DATA	DISPLAY	(a a a marr)													

Figure 3-7. Controls and Indicators (Sheet 9)

Description and Function	Alternate action pushbutton/lamp that selects either the operand (DATA ADDRESS) data or the INSTRUCTION ADDRESS data to be compared to the actual memory address data.	Alternate action pushbutton/lamp that causes the selected memory location to be loaded and verified repeatedly (REPEAT) or just once (REPEAT). (See ADDRESS COMPTR control.)	Momentary action pushbutton that causes the memory location to be loaded and verified just once when the REPEAT portion of the REPEAT/REPEAT switch is lit.	Momentary action pushbutton that resets all Central Processor display latches, causing the lamps connected to the set outputs of these latches to be extinguished. The lamps connected to the reset sides of these latches will be lit. The 0 (COMPUTER) portions of MODULE - 0/1 and SYL - 0/1 in the IN-STRUCTION ADDRESS area and MODULE 0/1 in the DATA ADDRESS area will be lit.	Momentary action pushbutton that switches off all COMMAND switches. The indicator lamps connected to these switches will indicate the off condition. The 0 (COMMAND) portions of MODULE - 0/1 and SYL - 0/1 in the IN-STRUCTION ADDRESS area and MODULE 0/1 in the DATA ADDRESS area will be lit.
Ref. Des.	S65, DS76	Se3, DS67	S62	S61	S60
Control/Indicator	ADDRESS COMPARE - DATA/INS	REPEAT/REPEAT	ADDRESS COMPTR	COMPTR DISPLAY RESET	COMMAND DISPLAY RESET
Area	DISPLAY MODE	MEMORY LOADER			
Panel	MEMORY LOAD AND DATA DISPLAY (figure 3-5)				

Figure 3-7. Controls and Indicators (Sheet 10)

Description and Function	Rotary switch that selects display mode of operation as follows:	Position Type of Operation	DISPLAY - The Central Processor runs REPEAT normally under program control. Each time the Central Processor address (either data address or instruction address, as determined by the ADDRESS COMPARE - DATA INS switch) coincides with that selected by the panel switches (DATA ADDRESS or INSTRUCTION ADDRESS switches), a new display of data is generated in the DATA lamps.	DISPLAY - The DATA lamps display data (selected by the DISPLAY SELECT switch) generated during the first operation cycle in which the Central Processor address (either data address or instruction address, as determined by the ADDRESS COMPARE - DATA/INS switch) coincides with that selected by the panel switches (DATA ADDRESS or INSTRUCTION ADDRESS). The Central Processor will continue to "free run", but no further displays will be generated until
Ref. Des.	S66			•
Control/Indicator	MODE CONTROL			
Area	DISPLAY MODE			·
Panel	MEMORY LOAD AND DATA DISPLAY	(figure 3-5)		

Figure 3-7. Controls and Indicators (Sheet 11)

Figure 3-7. Controls and Indicators (Sheet 12)

Description and Function	rion Type of Operation selected. The Central Processor then resumes operating until another address compare occurs.	Indicator lamps that display the contents of the transfer register or the memory buffer register.	Indicator lamps that display the contents of the op code register.	Alternate action pushbutton/lamp which causes the contents of the memory address register to be displayed.	Alternate action pushbutton/lamp which causes the contents of the HOPSAVE register to be displayed by the DATA lamps. NOTE: If the MEM ADD REG and the HOPSAVE REG lamps are both lit or both not lit, nothing will be displayed.	Indicator lamps (2) which indicate whether instruction module 0 or 1 is selected.	Indicator lamps (2) which indicate whether data module 0 or 1 is selected.	Indicator lamps which display the contents of the instruction sector register and the data sector register.
Ref. Des.	Position	DS1 through Indica DS13 tran	DS14 Indication Indica	S5, DS23 Alter the to b	S6, DS24 Alter the disp NOT!	DS34 Indica	DS35 Indica mod	DS36 through Indice DS39 inst
Control/Indicator	MODE CONTROL (cont)	1 through 13	OP CODE - OP 1 through OP 4	MEM ADD REG	HOPSAVE REG	IM 0/IM 1	DM 0/DM 1	SECTOR - IS 1/DS 1 through IS 4/DS 4
Area	DISPLAY MODE	DATA	None					
Panel	MEMORY LOAD AND DATA DISPLAY (figure 3-5)	PROCESSOR DISPLAY PANEL	NOTE	designations for parts on this panel must be	prefixed by Carz, the reference designation for this panel.			

Figure 3-7. Controls and Indicators (Sheet 13)

Description and Function	Indicator lamps that indicate the module syllable from which an instruction is read.	Indicator lamps that display the contents of the memory address register.	Alternate action pushbutton/lamp that allows the contents of the transfer register to be displayed by the DATA lamps.	Alternate action pushbutton/lamp that allows the contents of the memory buffer register to be displayed by the DATA lamps. NOTE: If the TRANS REG and the MEM BUFFER REG lamps are both lit or both not lit, nothing will be displayed.	Indicator lamp which displays the memory buffer parity bit.	Alternate action pushbutton/lamp. PARITY ERROR displays the parity error latch condition. ERROR HOLD will cause the machine to CST and display the address of the instruction on which follows the instruction having the error.	Momentary action pushbutton that resets the error latch. When in ERROR HOLD condition, this switch will not take the Central Processor out of CST; ADVANCE switches on this panel or C. E. PANEL will take machine out of CST.
Ref. Des.	DS40, DS41	DS25 through DS33	S1, DS18	S2, DS19	DS20	S3, DS21	82.
Control/Indicator	SYLLABLE - 0, 1	MEMORY ADDRESS - A1 through A9	TRANS REG	MEM BUFFER REG	MEM BUFFER PARITY	PARITY ERROR/ERROR HOLD	ERROR RESET
Area	None						
Panel	PROCESSOR DISPLAY PANET	(figure 3–6)					

Figure 3-7. Controls and Indicators (Sheet 14)

Description and Function	Momentary action pushbutton/lamps. Il through Il5 are lamps that indicate the Interrupt that is stored in the Interrupt register. Bl through Bl5 are the lamps that indicate the interrupt inhibits. The pushbuttons are used to manually remove the inhibiting of the interrupts.	Momentary action pushbutton/lamp that initiates the processing of Interrupt number 16. No provision is made to inhibit this interrupt. The INT B lamp is lit when the INT B latch is set. The INT B latch is set during the processing of an interrupt, this latch must be reset by CIO 110 before the processing of another interrupt is begun.	Alternate action pushbutton/lamp that sets all inhibit latches and prevents Interrupt from being processed. If the INHIBIT CTRL is ON, the individual Interrupt pushbuttons can be used to reset the Inhibit latches allowing associated Interrupts to be recognized. If the INHIBIT CTRL is OFF, the Inhibit latches are under program control only.	Momentary action pushbutton/lamp. The PROGRAM ERROR portion becomes lit when the program detects an error; when the switch face is pressed, the program error indication circuit is reset and the lamp is extinguished. The SYNC ERROR portion becomes lit when the timing circuits are out of synchronization; this error indication circuit is reset (and the lamp extinguished) when the RESET - MACHINE switch is pressed.
Ref. Des.	S8, DS43 through S15, DS50 and S18, DS53 through S24, DS59	S17, DS52	S7, DS42	S16, DS51
Control/Indicator	11/B1 through 115/B15	116/INT B	INHIBIT CTRL	PROGRAM ERROR/SYNC ERROR
Area	INTERRUPTS			
Panel	PROCESSOR DISPLAY PANEL (figure 3–6)		·	


Figure 3-7. Controls and Indicators (Sheet 15)

Description and Function	Alternate action pushbutton/lamp. The pushbutton places the PTC in the CST (Computer Single Step) mode of operation. The MAN CST lamp is controlled by the pushbutton switch; the CST lamp indicates that the PTC is in the CST mode. When the ADVANCE switch is pressed, the Central Processor performs the next instruction in its program.	Momentary action pushbutton used to advance the timing as described for the timing mode switch (NORM, SINGLE BIT, SINGLE PHASE, SINGLE INST) on the C. E. PANEL panel. This pushbutton/lamp is also used to control the Central Processor operation during a CST condition.	Momentary action pushbutton that resets the Central Processor control latches and causes operation to be resumed with instruction module 0, sector 0, syllable 0, and address 0000 ₈ selected.	Pushbutton that disables the RUN latch, forcing Central Processor operation to be resumed with instruction module 0, sector 0, syllable 0, and address 0008 selected.	Indicator lamps which display the six low order bits of the data word from the accumulator upon command C10 204.	Indicator lamps which display the six discrete outputs from the PTC upon command C10 210.	
Ref. Des.	S28, DS69			S25	DS62 through DS67	DS62 through DS67	
Control/Indicator	CST/MAN CST	ADVANCE	RESET – MACHINE	RESET - HALT	P1, P2, P4, P10, P20 and P40	D1 through D6	s (Sheet 16)
Area	None				PROGRAM CONTROL		Controls and Indicators (Sheet 16)
Panel	PROCESSOR DISPLAY PANEL (figure 3–6)						Figure 3-7. Con
						V-	3-21


Description and Function	Toggle switches which provide a means of entering two data words (26 bits) into the Central Processor accumulator. Bits positions 17 through 22 (PROG REG A) can accept six externally generated discrete inputs. Bit position 23 (PROG REG A) is used to indicate that the typewriter is BUSY; bit position 24 (PROG REG A) is used to indicate that the plotter is BUSY, and bit position 25 (PROG REG A) is used to indicate that the printer is BUSY. If the discrete switches are OFF (down position), the discrete switches are ON (up position), the discretes are overriden, and the positions always contain a "1".	Momentary action pushbutton which is used to check all indicator lamps on this panel.	Momentary action pushbutton/lamp that starts the PTC DC power-on sequence and indicates when lit that sequencing is complete.	Momentary action pushbutton/lamp that starts the PTC DC power-off sequence and indicates when lit that sequencing is complete.	Momentary action pushbutton/lamp that starts the PTC AC power-on sequence and indicates when lit that sequencing is complete.	Momentary action pushbutton/lamp that starts the PTC AC power-off sequence and indicates when lit that sequencing is complete.	Switch that removes (when pulled) all PTC power.
Ref. Des.	S29 through	988	S85, DS72	S84, DS71	S83, DS80	S82, DS70	S81
Control/Indicator	PROG REG A-SIGN and 1 through 25 and PROG REG B-SIGN and 1 through 25	LAMP TEST	PTC DC PWR - PWR ON	PTC DC PWR - PWR OFF	PTC MAIN PWR - POWER ON	PTC MAIN PWR - POWER OFF	PTC MAIN PWR - EMERGENCY PULL
Area	PROGRAM	POWER CONTROL					
Panel	PROCESSOR DISPLAY PANEL (figure 3-6)						

Figure 3-7. Controls and Indicators (Sheet 17)

- 3-12. In addition to the controls and indicators described in figure 3-7, the Filter-Interlock Gate Assembly (01B5) at the rear of the PTC contains an elapsed time meter (9999. 9 hour) and the circuit breakers for the PTC input power.
- 3-13. The controls and indicators on the commercial equipment in the PTC (plotter 01A1 and power supplies 03A6 through 03A11) are described in the commercial manuals for these units. (Refer to the list of related manuals in the front of this volume.)
- 3-14. Many of the PTC controls and indicators are pushbutton switches housed with four lamp bulbs that light under certain conditions. The four bulbs (1, 2, 3 and 4) are arranged as shown here:



- 3-15. These bulbs can be wired in many configurations; the following five configurations are used on the PTC.
- 1. Bulbs 1 and 3 constitute one indication.
- 2. Bulb 1 or bulb 2 constitutes one indication; bulb 3 or bulb 4 constitutes a second indication.
- 3. Bulb 1 or bulb 4 constitutes one indication; bulb 2 or bulb 3 constitutes a second indication.
- 4. Bulb 1 or bulb 2 constitutes one indication; bulb 3 constitutes a second indication; and bulb 4 constitutes a third indication.
- 5. Each lamp constitutes a different indication.
- 3-16. These wiring configurations, listed in paragraph 3-15, correspond to the following patterns on the switch faces:



NOTE

Some indicator lamps are housed with pushbutton switches to which they are not electrically connected. The indications given by these lamps are explained in figure 3-7.

- 3-17. PUSHBUTTON SWITCH NOMENCLATURE. The nomenclature discussed in the following paragraphs is used in figure 3-7.
- 3-18. Momentary Action Pushbutton. A momentary action pushbutton is a momentary action pushbutton switch. The function controlled by the switch is a "1" only while the switch face (button) is being pressed.
- 3-19. Momentary Action Pushbutton/lamp. A momentary action pushbutton/lamp is a momentary action pushbutton switch housed with lamp bulbs. The function controlled by the switch is in the "1" state only while the bulbs within the switch assembly are lit. Normally the bulbs become lit when the switch face (button) is pressed (or soon afterward) and remain lit until another switch is pressed, forcing the bulbs of the first switch to be extinguished. For example, the PWR ON and PWR OFF switches shown here operate in this manner:

PWR ON PWR OFF

When power is off, PWR OFF is lit, and PWR ON is not lit. When PWR ON is pressed, PWR OFF becomes not lit and PWR ON becomes lit when the power-on sequencing is complete. When PWR OFF is pressed, PWR ON becomes not lit and PWR OFF becomes lit when power-off sequencing is complete.

- 3-20. As noted in paragraph 3-16, some of the bulbs housed in certain switch assemblies are not electrically connected to the switches in the assemblies. In some cases certain bulbs are independent of the state of the switch with which they are housed while the others in that housing are directly controlled by the switch. In other cases the bulbs become lit when errors occur, and the switch in that assembly is used to reset the error indication circuit that controls the bulbs; a momentary action switch is normally used for this purpose. These special switch configurations are described in figure 3-7.
- 3-21. Alternate Action Pushbutton/lamp. An alternate action pushbutton/lamp is a DPDT pushbutton switch housed with lamp bulbs; the state of the switch is complemented by pressing the switch face. The lamp bulbs may be wired in one of the following ways:
- 1. Bulbs within the switch assembly are lit only when the function the switch controls is a "1". For example, the SELF CHECK alternate action pushbutton/lamp shown here is lit only while a self-check operation is in progress.



2. The type of indication discussed in item 1 can be restricted to one half of a switch face. For example, in the SIGN switch shown here, the lamps in the lower (COMMAND) portion function as described in item 1; the lamps in the upper (COMPUTER) portion indicate the SIGN output from the Central Processor ("1" if lit, "0" if not lit). The lamps in the upper portion are not electrically connected to the switch. (This type of operation was noted in paragraph 3-16.)

COMPUTER SIGN
COMMAND SIGN

3. A bulb (or bulbs) is always lit to indicate the state of the function controlled by the switch. For example the AUTO portion of the AUTO/MANUAL alternate action pushbutton/lamp shown here is lit only when the automatic mode of operation is selected; when the AUTO portion is lit, the MANUAL portion is not lit, and vice versa.

AUTO

4. The type of indication discussed in item 3 can be restricted to one half of a switch face. For example, in the MODULE-0/1 switch shown here, the lamp bulbs in the lower (COMMAND) portion function as described in item 3; the lamp bulbs in the upper (COMPUTER) portion indicate the module output from the Central Processor. The lamps in the upper portion are not electrically connected to the switch.

 MODULE

 COMPUTER
 0
 1

 COMMAND
 0
 1

3-22. Special Action Pushbutton/lamp. A special action pushbutton/lamp is a momentary action pushbutton switch housed with lamp bulbs that light in a binary counting sequence. The face of each switch is partitioned into four sections as shown here.





(The shaded portions of these switch faces are not used in the binary counting sequence.)

- 3-23. When none of the lamps are lit, pressing switch No. 1 causes the 2^0 portion to light, thus indicating the binary number 000 001. When switch No. 1 is pressed again, the 2^0 portion becomes not lit and the 2^1 portion becomes lit, thus indicating 000 010. When switch No. 1 has been pressed seven times, the 2^0 , 2^1 , and 2^2 portions will be lit. Pressing switch No. 1 again forces the 2^3 portion of switch No. 2 to become lit and the 2^0 , 2^1 , and 2^2 portions of switch No. 1 to become not lit, thus indicating 001000.
- 3-24. Because each switch face represents three binary positions, the total indication on each switch face can be read as one position in an octal number. (Refer to the TAPE ADDRESS area of the TAPE READER AND MODE CONTROL panel in figure 3-7.)

SECTION IV

TEST EQUIPMENT AND SPECIAL TOOLS

4-1. SCOPE.

4-2. This section contains the list of standard test equipment and the list and illustrations of the special tools recommended for maintenance of the PTC. The application of the standard test equipment is described in the calibration procedures in Section VII. The applications of the special tools are briefly described in this section; the applications of many of these tools are further described in the repair procedures in Section IX.

4-3. TEST EQUIPMENT.

4-4. STANDARD TEST EQUIPMENT.

4-5. Figure 4-1 is the list of standard test equipment recommended for maintenance of the PTC. This equipment is not supplied with the PTC. Equipment having the same range and accuracy as those listed in figure 4-1 may be substituted for the items listed.

4-6. SPECIAL TEST EQUIPMENT.

4-7. No special test equipment is required for maintenance of the PTC.

4-8. SPECIAL TOOLS.

4-9. The special tools recommended for maintenance of the PTC are listed in figure 4-2 and illustrated on figure 4-3. These tools are not supplied with the PTC. Equivalent tools may be substituted for the items listed.

Model or Type	Vendor
585A	Tektronix, Inc.
M	Tektronix, Inc.
81	Tektronix, Inc.
803-B	John Fluke Mfg. Co., Inc.
456	Kintel Division, Cohu Electronics, Inc.
452	Kintel Division, Cohu Electronics, Inc.
473A	Kintel Division, Cohu Electronics, Inc.
901	Weston Instrument Division, Daystrom Inc.
630-A	Triplett Electrical Instrument Co.
269	Simpson Electric Co.
650-A	General Radio Co.
	585A M 81 803-B 456 452 473A 901 630-A 269

Figure 4-1. Recommended Standard Test Standard

			1
Name	Vendor Part No.	Application	Illustration Figure 4-3
SMS Card Puller	IBM 6072429	Facilitates insertion or removal of SMS cards.	Part A
SMS Card Con- tact Lubricant	IBM 6072430	Insures low contact resistance and reduces wear of the gold-plated SMS card contact surfaces.	Part B
SMS Card Ex- tender	IBM 6072431	Allows access to the components and wiring of an SMS card while the card is connected into the system.	Part C
SMS Card Socket Terminal Extractor	IBM 6072432	Used to remove SMS card socket terminals (contacts).	Part D
Soldering Handle	Hexacon P25	Handle for soldering tip.	Part E
Soldering Tip	Hexacon HT248D	Used to remove or install SMS card socket terminals that are soldered to a printed circuit overlay or a voltage chain.	Part F
Hand Wire-Wrap Tool	IBM 6072438	A manual, squeeze-type wire-wrap tool used to wire-wrap SMS card socket terminals.	Part G
Wrapping Bit-22	Keller A-18632	Used with hand wire-wrap tool to wrap AWG22 wire.	Part H
Wrapping Bit-20	Keller A-18633	Used with hand wire-wrap tool to wrap AWG20 wire.	
Wrapping Bit-24	Keller A-26232	Used with hand wire-wrap tool to wrap AWG24 wire.	
Wrapping Bit-26	Keller A-27611	Used with hand wire-wrap tool to wrap AWG26 wire.	
Sleeve - 26	Keller A-17611-2	Used with hand wire-wrap tool to wrap AWG24-26 wire.	Part I
Sleeve - 22, 24	Keller A-18840	Used with hand wire-wrap tool to wrap AWG22 wire.	
Sleeve - 20	Keller A-18285	Used with hand wire-wrap tool to wrap AWG20 wire.	

Figure 4-2. List of Recommended Special Tools (Sheet 1 of 3)

Name	Vendor Part No.	Application	Illustration Figure 4-3
Unwrap Tool	IBM 6072437	Used to unwrap both right and left-hand wraps.	Part J
Crimping Tool Kit	Bendix 11-7295	Used to crim size 12, 16 and 20 type connector contacts.	Part K
Insertion Tool	Bendix 11-6781- 16	Used to insert size 16 contacts in Bendix type connectors.	Part L
Insertion Tool	Bendix 11-8107- 20	Used to insert size 20 contacts in Bendix type connectors.	Part M
Contact Remov- ing Tool Kit	Bendix 11-6900	Used to remove size 16 and 20 contacts in Bendix type connectors.	Part N
Spanner Wrench	Bendix 11-3544	Used on Bendix type connector spanner nuts.	Part O
Connector Pliers	Bendix 6147-1	Used to hold knurled or serrated surfaces on Bendix type connectors.	Part P
Crimping Tool	AMP 59501	Used to crimp AWG22-24 solid or stranded wire.	Part Q
Crimping Tool	Berg HT-3-20	Used to crimp AWG20 solid or stranded wire to a slip-on terminal.	Part R
Crimping Tool	Berg HT-3-22	Used to crimp AWG22 solid or stranded wire to a slip-on terminal.	
Crimping Tool	Berg HT-3-24	Used to crimp AWG24 solid or stranded wire to a slip-on terminal.	
Attenuator Probe	Tektronix P-6017	General purpose probe with nine- foot cable terminating at a UHF connector.	Part S
Current Probe	Tektronix P-6016	Special purpose probe used when monitoring current characteristics.	Part T

Figure 4-2. List of Recommended Special Tools (Sheet 2)

Name	Vendor Part No.	Application	Illustration Figure 4-3
Passive Termination	Tektronix 011- 028	Used with the current probe when monitoring current characteristics.	Part U
Switch Assembly Wrench	IBM 6900017	Facilitates removal of switches from switch housings.	Part V
Switch Assembly Extractor	IBM 6900020	Facilitates removal of screens and light modules from switch housings.	Part W
Tool Case	IBM 6445032	Used for carrying tools.	Part X
Intercase	IBM 6445698	Used for carrying tools.	Part Y


Figure 4-2. List of Recommended Special Tools (Sheet 3)





Part A. SMS Card Puller

Part B. SMS Card Contact Lubricant





Part C. SMS Card Extender

Part D. SMS Card Socket Terminal Extractor





Part E. Soldering Handle

Part F. Soldering Tip

Figure 4-3. Recommended Special Tools (Sheet 1 of 4)



Part G. Hand Wire-Wrap Tool




Part H. Wrapping Bit (Typical)




Part I. Sleeve (Typical




Part J. Unwrap Tool



Part K. Crimping Tool Kit



Part L. Insertion Tool



Part M. Insertion Tool



Part N. Contact Removing Tool Kit

Figure 4-3. Recommended Special Tools (Sheet 2)





Part O. Spanner Wrench

Part P. Connector Pliers



Part Q. Crimping Tool


Part R. Crimping Tool (Typical)




Part S. Attenuator Probe


Part T. Current Probe

Figure 4-3. Recommended Special Tools (Sheet 3)



Part U. Passive Termination





Part W. Swtich Assembly Extractor



Part X. Tool Case



Part Y. Intercase

Figure 4-3. Recommended Special Tools (Sheet 4)

SECTION V

PREPARATION FOR USE, STORAGE, AND SHIPMENT

- 5-1. SCOPE.
- 5-2. This section describes the procedures for preparing the PTC for use, storage, and shipment.
- 5-3. PREPARATION FOR USE.
- 5-4. UNPACKING.
- 5-5. The PTC is not packed for shipment. No unpacking is necessary.
- 5-6. ASSEMBLY.
- 5-7. The PTC is assembled before shipment. No assembling is necessary.
- 5-8. INSPECTION.
- 5-9. The PTC should be inspected for evidence of damage caused by improper handling during shipment.
- 5-10. INSTALLATION.
- 5-11. Refer to Volume I for installation instructions.
- 5-12. TESTS.
- 5-13. Before using the PTC, perform all calibration checks as described in Section VII.
- 5-14. PREPARATION FOR STORAGE.
- 5-15. Prepare the PTC for storage as follows:
- a. Close all hinged panels and card gates.
- b. Install connector dust caps on all connectors.
- c. Cover PTC with dust cover.
- 5-16. PREPARATION FOR SHIPMENT.
- 5-17. Prepare the PTC for shipment as described in paragraph 5-15.

SECTION VI

PREVENTIVE MAINTENANCE

6-1. SCOPE.

6-2. This section describes the recommended inspection and preventive maintenance schedules for the PTC.

6-3. INSPECTION.

6-4. There is no recommended inspection schedule for the PTC. However, if exterior damage, or deterioration or discoloration of panel markings is noted during daily use of the PTC, repair the fault as described in Section IX.

CAUTION

Never allow an object to obstruct the air intake vents at the bottom of the PTC or the air exhaust vents on the top of the PTC. The air intake vents and air exhaust vents must be open to allow cooling of PTC circuit components.

6-5. PREVENTIVE MAINTENANCE.

6-6. Because the PTC uses SMS cards, preventive maintenance is held at a minimum. Figures 6-1 through 6-5 prescribe the preventive maintenance schedule for the PTC. These figures list the items to be maintained, the location of each item, the frequency at which each item should be inspected, and the method of inspection and maintenance. Refer to the List of Related Manuals in the front of this Volume for the commercial manuals referenced in figures 6-2 through 6-5.

ASSEMBLY P	ASSEMBLY PTC (690090) General REFERENCE MANUAL				•	
Item	Location	Frequency	Observe	Clean	Lubricate	Note
Furnace Type Filters	Bottom of Frames 01, 02, and 03.	Monthly	Check for cleanliness.			Replace if necessary.
Fans	Top and bottom, and front and rear of Frames 01, 02, and 03.	Monthly	Check for any obvious faults such as noisy operation, wear, cleanliness, etc.			Clean or replace if necessary.

Figure 6-1. PTC General Preventive Maintenance

	Note	If the plotter is used infrequently, this operational checkout should be performed. If the instrument is in frequent use, this checkout may be omitted since it should normally be performed at the start of each recording run.		CAUTION Use care to avoid damage to the teflon insulation on the carriage drive cable supplies -24 volt power to the pen solemoid.	The ballpoint pen accumulates ink at the tip. The pen should be removed and cleaned about every hour of operation. Pen life is approximately 5 to 7 hours. Pen replacement should be considered before critical drawings are made to reduce the possibility of smear.
	Lubricate				
	Clean		Clean as required with a soft, dry cloth. If necessary, the cloth may be moistened with Freon 12 cleaning solvent (E. I. Dupont Nemours and Company, Inc.) to remove foreign matter.	Clean inside of the pen assembly plunger by pushing one corner of a soft, dry cloth through the center. If the plunger is clogged, it should be dipped in Freon 12 cleaning solvent and then wiped dry.	See Note column,
ASSEMBLY Plotter Assembly 6900170 (Calif. Computer Products, Inc. Model 565) REFERENCE MANUAL Instruction Manual for Digital Incremental Plotter, Model 565	Observe			•	
alif. Computer Pro I for Digital Increr	Frequency	Weekly .	As required		See Note column.
tter Assembly 6900170 (CANDAL Instruction Manua	Location	Refer to paragraph 4-13, page 17 of the reference manual.		See figure 5-3, page 23 of the reference manual.	
ASSEMBLY Plo REFERENCE MA	Item	Operational Checkout	Curriage Rods and Drum Surface	Metal Plunger and Pen Assembly	Ballpoint Pen

Figure 6-2. Plotter Assembly (01A1) Preventive Maintenance

MAN MAN	ASSEMBLY Tape Reader 6901110 (Rheem Electronics Model RR1002-B-333) REFERENCE MANUAL Rheem TRM-306E Location Frequency Observation	E E E E E E E E E E E E E E E E E E E	1 RR1002-B	333) 		Clean	Lubricate		Note
Front panel (See figure 4-7, page 19, No. 10 of re erence manual).	ront panel (See figure 4-7, page 19, No. 10 of ref- erence manual).	Semi-weekly	Check for clean! glass slide cov aperture plate.	Check for cleanliness of the glass slide covering the aperture plate.	Ω	Use stiff bristle brush for general cleaning. Use a cotton swab and water, if necessary to remove foreign matter.			
Front panel (See figure 4-3, pag 13, of referenc manual).	ront panel (See figure 4-3, page 13, of reference manual).	Semi-weekly	Check for	Check for cleanliness.	Use same above for cleaning.	Use same materials as above for any necessary cleaning.			
Front pane figure 4- 12, of re manual).	Front panel (See figure 4-1, page 12, of reference manual).	Semi-weekly	Check for tions on	Check for wear or indenta- tions on roller surfaces.		If necessary, clean by abrading surfaces with a soft eraser (Eraser Stik, A.W. Faber or equivalent).			·
Front parting figure 19, No erence	Front panel (See figure 4-7, page 19, No. 4, of reference manual).	Semi-monthly	Check for foreign tend to 1 force.	Check for accumulation of foreign matter that might tend to reduce braking force.		Clean with stiff bristle brush.		,	
See figurate, of parties of the second secon	See figures 4-5 and 4-6, pages 17 and 18, of reference manual for location of components and terminals listed under the "observe" column.	Monthly	With the same v check and reccages listed bel same voltmete monthly test. voltage may be of a gradual cc failure. A per 30 minutes she allowed for war fore the readir taken. All vol should be ±5%.	With the same voltmeter, check and record all voltages listed below. Use the same voltmeter for each monthly test. A change in voltage may be indicative of a gradual component failure. A period of about 30 minutes should be allowed for warm up before the readings are faken. All voltage readings should be ±5%.	r n eer r				
			Voltage	From T	To				
			-56V -10V +4V	C1, -terminal TP1 F3, terminal 2 TP1 C1, +terminal TP1	P1 P1				

Figure 6-3. Tape Reader Assembly (03A2) Preventive Maintenance (Sheet 1 of 2)

REFERENCE M.	REFERENCE MANUAL Rheem TRM-306E	E				
Item	Location	Frequency	Observe	Clean	Lubricate	Note
Belt	See figure 4-6, page 18, No. 2, of ref- erence manual.	Monthly	Check for wear or fraying of the belt which might cause slippage or an eventual break.			Replace if necessary.
Lamp	See figure 4-3, page 13, of reference manual.	*18 Months				Replace lamp and go through necessary adjustments and calibration as outlined in Sections 4. 2. 2, page 11, and 4. 2. 3, page 14, of reference manual.
Symmetry of Track Output	See figure 4-5, page 17, of reference manual for location of test points listed under the "Note" column.	When lamp above is re- placed or a tape mate- rial changes.				Check the output of test points 1 and 2 for 45% "on time" (refer to Section 4. 2. 3 for Symmetry Adjustment in reference manual).
*This frequency If the reader on formula to esta	*This frequency is good only if the estimated reader on-time per week is $\stackrel{<}{\circ}$ 10 hours. If the reader on-time per week (t) is estimated to be $>$ 10 hours, use the following formula to establish a different frequency:	ted reader on-time imated to be > 10 h y:	der on-time per week is $\stackrel{<}{\circ}$ 10 hours, to be $>$ 10 hours, use the following			
	frequency (in weeks) =	$\frac{4,060}{t+42}$				

Figure 6-3. Tape Reader Assembly (03A2) Preventive Maintenance (Sheet 2)

	Note	Remove the collar from the rear of each motor shaft, and slide the brake disk off.	Check the voltage across the coil of relay K1 in its operated state (refer to Section 4.2.3 on Relay Voltage Calibration in the reference manual).	Check the force on the Tape Sensing Arm at the end of the arm (refer to Section 4. 2. 1, page 12, on Adjustment of Tape Sensing Arm Tension in reference manual).	drops Corp., via equiva- ar.	nount il in Mobil liva- he ho thun of thun of small grade trace
	Lubricate	`			Apply one or two drops of 80 weight cling oil (Kerns Pactific Corp., \$30 North Batavia Street, Orange, California, or equivalent) to each gear.	Place a small amount of light grade oil (Mobil Vacuoline Oil E, Socony Mobil Oil Co., or equivalent) between the chambered section of the knob and the two locking pins: A small amount of light grade oil is also required on the inside surface of the knob.
	Clean	See "Note" column first. Then clean the brake Ilning with a stiff bristle brush.			·	
el RS500A)	Observe	See "Note" column first. Then inspect the brake lining and replace when excessively worn.				
1 Electronics Mod	Frequency	Monthly	Monthly	Quarterly	Semi-Yearly	Semi-Yearly
ASSEMBLY Tape Spooler 6901120 (Rheem Electronics Model RS500A) REFERENCE MANUAL Rheem TSM-306A	Location		See figure 4-2, page 15, of reference manual	See figure 4-5, page 18, No. 19, of ref- erence manual.	See figure 4-2, page 15, of reference manual.	
ASSEMBLY Tap REFERENCE WA	Item	Fawick Brake	Relay K1 Volt-	Tension of the Tape Sensing Arm	Gear in Drive Motor, M1	Spring in Reel Retainer Housing

Figure 6-4. Tape Spooler Assembly (03A3) Preventive Maintenance

Note Oil Motor shaft at tubes on each end of motor with a light oil (Mobil Vacuoline Oil E, Socony Mobil Co., or equivalent). Lubricate Clean ASSEMBLY Trygon Power Supply (See below for applicable assembly numbers and models)
REFERENCE MANUAL Trygon Instruction and Maintenance Manual Observe 2. 03A8 and 03A9 PTC, 6078408 (Trygon Model M15-10-0V) 1. 03A6 and 03A7 PTC, 6078151 (Trygon Model M36-5-0V) Frequency The above P. M. applies to the following assemblies: Monthly Location Fan Motor Item

Figure 6-5. Power Supplies (Trygon) Preventive Maintenance

SECTION VII

CALIBRATION

7-1. SCOPE.

7-2. This section contains the calibration and adjustment procedure for the PTC. This procedure is contained in figures 7-1 through 7-11. The calibration and adjustment procedure consists of (1) power checks and necessary adjustments, and (2) logic checks and necessary adjustments. The logic checks consists of manual and automatic (programmed) checks.

7-3. CALIBRATION INTERVAL.

- 7-4. The calibration procedure shall be performed monthly. The procedure may be performed at any time for trouble isolation.
- 7-5. The procedure is presented in such a manner that the entire procedure may be performed in the sequence given, or any one check may be performed by itself.

7-6. SPECIAL TEST EQUIPMENT REQUIRED FOR CALIBRATION.

7-7. The special test equipment specified in the procedure is listed in figure 4-1. The special test equipment shall be calibrated prior to use in accordance with the appropriate commercial manual. In addition to the special test equipment, test program tapes IBM part numbers 6001232, 6001236, and 6001247 are required.

7-8. GENERAL CALIBRATION PROCEDURES.

- 7-9. Prior to starting the procedure, the cables listed in figure 7-1 shall be connected as shown, and plug 01P13 shall be connected to jack 01J13. The NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch on the CE PANEL shall be set to the NORM position unless otherwise stated in the procedures.
- 7-10. If a failure occurs, as evidenced by indications other than the normal indications listed, refer to the applicable adjustments or to Trouble Isolation in Section VIII.

7-11. ABBREVIATIONS USED IN CALIBRATION PROCEDURES.

7-12. The following abbreviations are used in the PANEL column of the figures containing the procedure.

Appreviation	<u>Definition</u>
PD	PROCESSOR DISPLAY PANEL
TRMC	TAPE READER AND MODE CONTROL PANEL
MLDD	MEMORY LOAD AND DATA DISPLAY PANEL
CE	C E PANEL
NA	Not applicable

7-13. POWER CHECKS AND ADJUSTMENTS.

7-14. The power checks and adjustments substantiate that the power distribution circuits are functioning properly and that the DC voltages are within required tolerances. The power checks and adjustments are listed sequentially in figure 7-2.

7-15. LOGIC ADJUSTMENTS AND CHECKS.

- 7-16. If the calibration is being started here, or if only one group of the logic checks is being performed and power is not on, perform the following steps:
- 1. Verify that all interlock switches are closed, the EMERGENCY PULL switch is reset (pushed-in), and that all circuit breakers located in end panel 01B are on.
- 2. Verify that all AC ON and ON switches on the Trygon power supplies and all circuit breakers for the SMS power supplies are at the ON position.
- 3. Press and release PTC MAIN PWR-PWR ON pushbutton/lamp (PROCESSOR DIS-PLAY PANEL), and allow 15 minutes minimum for power supply warm-up. Note that PTC MAIN PWR-PWR ON lamp lights; PTC MAIN PWR-PWR OFF lamp goes out; and PTC DC PWR-PWR ON lamp lights.
- 4. Press and release PTC DC PWR-PWR ON pushbutton/lamp. Note that PTC DC PWR-PWR ON lamp lights after a noticeable delay and PTC DC PWR-PWR OFF lamp goes out.

7-17. TIMING ADJUSTMENTS.

- 7-18. The timing adjustments listed in figure 7-3 substantiate that the single shots and variable delays contained in the PTC are adjusted properly. Timing durations shall be measured at the 50 percent amplitude level for all waveshapes. Timing durations of 2 MS or less shall be measured with the oscilloscope in the "A" DEL'D by "B" mode using the DELAY TIME MULTIPLIER dial.
- 7-19. The 1270 NSEC delay cards, which are variable from 320 to 1270 NSEC increments, are referenced for several adjustments. Desired delays are obtained by jumpering together various combinations of the pins on these cards. (See figure 7-4.)

7-20. TAPE READER CONTROLS AND PTC AND PRINTER TIMING CHECKS.

7-21. The tape reader controls, and PTC and printer timing Checks substantiate that the tape reader timing and control circuits, Phase/Bit Gate/Glock selection circuits, and printer timing circuits are functioning properly. These checks are listed sequentially in figure 7-5. The tape reader exercise tape referenced in step 3.82 is a strip of paper tape five feet long. Holes are punched in each channel of the tape for every other tape character. Holes are punched in channels 1, 3, 5, and 7 for the first tape character and channels 2, 4, 6, and 8 for the next tape character, etc. The ends of the tape are then spliced together to form a continuous loop. This tape is supplied with the PTC.

7-22. MEMORY LOADER AUTOMATIC CHECKS.

7-23. The memory loader automatic checks substantiate that the memory loader circuits and controls are functioning properly when in the AUTO mode. A special program used for subsequent checks is loaded into the central processor memory during these checks. The memory loader automatic checks are listed sequentially in figure 7-6.

7-24. MEMORY LOADER MANUAL CHECKS.

7-25. The memory loader manual checks substantiate that the controls and indicators of the memory loader circuits are functioning properly when in the MANUAL mode. These checks are listed sequentially in figure 7-7. The memory loader manual checks can not be performed unless the special program has been loaded into the central processor memory (steps 4.1 through 4.84 in figure 7-6).

7-26. DATA DISPLAY CHECKS.

7-27. The data display checks substantiate that the data display circuits, controls, and indicators are functioning properly. These checks are listed sequentially in figure 7-8. The data display checks can not be performed unless the special program has been loaded into the central processor memory (steps 4. 1 through 4.84 in figure 7-6).

7-28. CENTRAL PROCESSOR MANUAL CHECKS.

7-29. The central processor manual checks substantiate that the controls and indicators on the CE PANEL and PROCESSOR DISPLAY PANEL are operational and that the halt and single step features are functioning properly. These checks are listed sequentially in figure 7-9. The central processor manual checks can not be performed unless the special program has been loaded into the central processor memory (steps 4. 1 through 4.84 in figure 7-6).

7-30. CENTRAL PROCESSOR MEMORY AUTOMATIC CHECKS.

7-31. The memory automatic checks substantiate that all locations of the central processor memory can be exercised without error. These checks are listed sequentially in figure 7-10.

7-32. SELF-TEST PROGRAM CHECKS.

- 7-33. The self-test program checks substantiate that the central processor plotter, printer, typewriter, and interrupt logic are functioning properly. These checks are listed sequentially in figure 7-11.
- 7-34. If a malfunction occurs while running one of the test program routines, the PROGRAM ERROR lamp will light. Information pertaining to ten errors may be retained at any given time. The first nine errors detected are stored in nine blocks of five words each. The tenth block will contain data for the last error detected before the test was stopped. In addition the total error count and error count for the first pass are stored. The five data words and their symbolic names are as follows:
- (1) VAR3 The current value of the program pass counter.
- (2) VAR1 A HOP constant referencing an individual test or block of tests.
- (3) ACCUM The contents of the accumulator at the time the error was detected.
- (4) VAR4 or V4 A HOP constant referencing an individual test. Used when VAR1 refers to a block of tests.
- (5) VAR5 or V5 A data word defining an individual test. Used when a subroutine is performing several tests with a block of test data and test patterns.

A comparison is then made with the test program flow diagram and listings (figures 7-12, 7-13, 7-14, and 7-15).

- 7-35. Figure 7-12 is the test program flow diagram which illustrates the test program functions. The flow diagrams are made up of four types of symbols: the circle, the diamond, the rectangle and the oval. The circle denotes a connective or tie point in the flow diagram; the diamond denotes a decision block; the rectangle denotes an operation being performed; and the oval denotes a reset operation. Symbolic codes are used throughout the flow diagrams to correlate the actual test program location with the flow diagram location.
- 7-36. The test program listing is divided into three parts as follows:
- a. Test Program. (See figure 7-13.) The listing contains fifteen columns of test program data and information. (See figure 7-16 for column data definitions.)
- b. Test Program Symbolic Table. (See figure 7-14.) The symbolic table contains a symbolic code which is located in the second column. The table also contains ten other columns which may contain a number (X, XX, X, XXX) which depicts an instruction module, instruction sector, syllable and a memory location respectively, representative of the symbol.
- c. Memory Location Contents. (See figure 7-15.) This figure contains memory words (12 digits) which are counted octally from left to right. The first number in each row indexes the octal memory location of the memory words in that row. The last three digits of each memory word in the listing are not part of the word. The last digit designates the syllable usage of that word. Numbers 1, 2 and 3 designate syllables 0, 1 and both 0 and 1 respectively. The other two of the last three digits are not used.
- 7-37. After the detection of an error and the error information is stored, the program will perform the next test unless PROG REG A-14 toggle switch is set to ON. When this switch is set to ON, a HOP on VAR1 is performed and the program is re-entered at the beginning of the failed test. When PROG REG A-16 toggle switch is set to ON, the PTC will go into single step when an error is detected. Actuating the ADVANCE pushbutton once will cause VAR3 (associated with first error) to be displayed by the DATA area COMPUTER lamps on the MEMORY LOAD AND DATA DISPLAY panel if the DISPLAY SELECT switch is set to the AI3-DATA position. Actuating the ADVANCE pushbutton again will cause VAR1 to be displayed, etc.
- 7-38. Because of the dual use of VAR1 as a test identifier and a return HOP constant, several types of error information are required. The types and their method of implementation are described as follows (VAR3 and ACCUM are the same for all types):

Type 1 - Independent Test

A. (Test 1) TNZ to Error Routine B. (Test 2)

VAR1 - Location of failed test (A)

VAR2 - Location of next test (B)

VAR4 - Not applicable

VAR5 - Not applicable

Type 1a - Same as Type 1 except that the test data is stored in VAR5.

Type 3 - Common Test Routine using address modification to obtain successive test data and test patterns.

- A. Perform test with changing test data
- B. Test results with changing test pattern
- C. Increment addresses in A and B for next test
- D. Reset registers, etc. for next test GO TO A if not finished

VAR1 - Location D

VAR2 - Location C

VAR4 - Not applicable

VAR5 - Data used in A for failed test

Type 3a - Similar to Type 3 except that more than one test is performed in each loop.

The location of the particular test being executed is stored in VAR4.

Type 4 - Used in PTC Interrupts Test Only

- A. Test previous HOP on interrupt store location of A in VAR4. Force next interrupt and HOP to B.
- B. CLA unique data word TRA C
- C. STO 777
 Save Data Word
 STO 777 in VAR5
- D. Test Data Word

VAR1 - Location of beginning of Interrupts test (L12P1)

VAR2 - Next location following D

VAR4 - Location (A) of block of instructions preceding HOP

VAR5 - Location B + 2 (Shows where TRA to C originated)

7-39. The types of error information are used as follows:

Symbolic Location of Test	Error Type
L5P2 - L5P2FF	None
L5P3 - L7P55	· 1
L9P2 - L9P72	1
L10P1 - L10P45	2
L11P1 - L11P17	1
L11P18 - L11P32	1
L12P1 - L17P1	4
L20P2 - L26P1	3 a
L27P1 - L28P2	2
L29P2 - L29P4	1
L30P1 - L31P5	3
L32P1 - L33P1	3

Symbolic Location of Test	Error Type
L32P1 - L33P1	1a
L33P2 —	3
L33P3	1a
L34P1 - L34P3	3
L35P1	1a
L35P2 - L38P3	3
L38P4 - L39P1	1
L39P2 - L39P3	2
L39P4 - L42P2	. 1
L45P2 - L45P3	2
L47P1	1
Routines 7 and 8	None
JAC1 – JAK1	2
JAA2 - JWE3	1
JAG2 — JAH3	2
JAC4 - JFF5	1
JHB1 - JHE3	2
JJB1 - JKB3	None
JLB1 - JVJ5	2
JXC1 - JXB2	None
JYB1 - JYH1	None
MAC1 - MAH1	Non e
JXF2 - JZG4	1
Routine 11	1
Routine 12	Non e

Cable Part Number	From	То
6900912	9009J1	01J8
6900913	9009/2	01J9
6900914	9009J3	01J10
6900915	9009J4	01J11
6900916	9009.15	01J6
6900917	9009J6	01J7
6900168	01J5	01J12

Figure 7-1. Preliminary Cable Connection

Step Pane EXP NA 1.1 01B5 1.2 01B5 1.3 01B5 1.4 01B 1.5 PD 1.6 PD 1.7 PD 1.8 PD 1.9 01B 1.10 PD 1.11 PD	INTERNATIONAL BUSINESS MACHINES-					
EXP NA 1.1 01B5 1.2 01B5 1.3 01B5 1.4 01B 1.5 PD 1.6 PD 1.7 PD 1.8 PD 1.9 01B 1.10 PD	E:	UNIT NO.				
1.1 01B5 1.2 01B5 1.3 01B5 1.4 01B 1.5 PD 1.6 PD 1.7 PD 1.8 PD 1.9 01B 1.10 PD	nel Operation	Normal Indication	Data			
1.2 01B5 1.3 01B5 1.4 01B 1.5 PD 1.6 PD 1.7 PD 1.8 PD 1.9 01B 1.10 PD	Steps 1.1 through 1.40 substantiate that PTC main power can be sequenced on and off, and that the interlocks, EMERGENCY OFF switch, and blower fans are operational.					
1.3 01B5 1.4 01B 1.5 PD 1.6 PD 1.7 PD 1.8 PD 1.9 01B 1.10 PD	Connect primary power cable between AC power source and power receptacle 01B5J1.					
1.4 01B 1.5 PD 1.6 PD 1.7 PD 1.8 PD 1.9 01B 1.10 PD	Remove end panel 01B and verify all circuit breakers are set.					
1.5 PD 1.6 PD 1.7 PD 1.8 PD 1.9 01B 1.10 PD	Record elapsed time indicator reading.	Reading				
1.6 PD 1.7 PD 1.8 PD 1.9 01B 1.10 PD	Install end panel 01B.					
1.7 PD 1.8 PD 1.9 01B 1.10 PD	Reset (push in) PTC MAIN PWR EMERGENCY PULL switch.					
1.8 PD 1.9 01B 1.10 PD	Observe PTC MAIN PWR-PWR OFF lamp.	Lit				
1.9 01B 1.10 PD	Press and release PTC MAIN PWR PWR ON pushbutton lamp.	7				
1.10 PD	Observe PTC MAIN PWR-PWR ON lamp.	Lit				
	Remove end panel 01B.					
1.11 PD	Observe PTC MAIN PWR-PWR ON lamp.	Not lit				
	Observe PTC MAIN PWR-PWR OFF lamp.	Lit				
ABCDEF		PAGES A-	NUMBER			

Figure 7-2. Power Checks (Sheet 1 of 15)

Step	INTERNATIONAL BUSINESS MACHINES-				
1.12 01B Install end panel 01B. 1.13 PD Press and release PTC MAIN PWR-PWR ON pushbutton. 1.14 PD Observe PTC MAIN PWR-PWR ON Lit lamp. 1.15 03A Remove end panel 03A. 1.16 PD Observe PTC MAIN PWR-PWR ON Not lit lamp. 1.17 PD Observe PTC MAIN PWR-PWR OFF Lit lamp. 1.18 03A Install end panel 03A. 1.19 PD Press and release PTC MAIN PWR-PWR ON lamp. 1.20 PD Observe PTC MAIN PWR-PWR ON Not lit lamp. 1.21 03A5 Extend relay gate 03A5. 1.22 PD Observe PTG MAIN PWR-PWR ON lamp. 1.23 PD Observe PTC MAIN PWR-PWR OFF Lit lamp. 1.24 03A5 Close relay gate 03A5. 1.25 PD Set (pull out) PTC MAIN PWR-PWR OFF lamp. 1.26 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.27 PD Reset (push in) MAIN POWER PWR OFF lamp. 1.27 PD Reset (push in) MAIN POWER PWR OFF lamp.	UNIT N	NAME:		UNIT NO.	
1.13 PD Press and release PTC MAIN PWR-PWR ON pushbutton. 1.14 PD Observe PTC MAIN PWR-PWR ON lamp. 1.15 03A Remove end panel 03A. 1.16 PD Observe PTC MAIN PWR-PWR ON lamp. 1.17 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.18 03A Install end panel 03A. 1.19 PD Press and release PTC MAIN PWR-PWR ON pushbutton lamp. 1.20 PD Observe PTC MAIN PWR-PWR ON lamp. 1.21 03A5 Extend relay gate 03A5. 1.22 PD Observe PTG MAIN PWR-PWR ON lamp. 1.23 PD Observe PTG MAIN PWR-PWR ON lamp. 1.24 03A5 Close relay gate 03A5. 1.25 PD Set (pull out) PTC MAIN PWR-EMERGENCY PULL switch. 1.26 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.27 PD Reset (push in) MAIN Power EMERGENCY OFF awitch.	Step	Panel	Operation		Data
PWR ON pushbutton. 1.14 PD Observe PTC MAIN PWR-PWR ON Lit lamp. 1.15 03A Remove end panel 03A. 1.16 PD Observe PTC MAIN PWR-PWR ON Not lit lamp. 1.17 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.18 03A Install end panel 03A. 1.19 PD Press and release PTC MAIN PWR-PWR ON PWR ON pushbutton lamp. 1.20 PD Observe PTC MAIN PWR-PWR ON Not lit lamp. 1.21 03A5 Extend relay gate 03A5. 1.22 PD Observe PTC MAIN PWR-PWR ON Not lit lamp. 1.23 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.24 03A5 Close relay gate 03A5. 1.25 PD Set (pull out) PTC MAIN PWR-PWR OFF EMERGENCY PULL switch. 1.26 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.27 PD Reset (push in) MAIN Power EMERGENCY OFF switch.	1.12	0 1B	Install end panel 01B.		
lamp. 1.15 03A Remove end panel 03A. 1.16 PD Observe PTC MAIN PWR-PWR ON lamp. 1.17 PD Observe PTC MAIN PWR-PWR OFF Lit lamp. 1.18 03A Install end panel 03A. 1.19 PD Press and release PTC MAIN PWR-PWR ON pushbutton lamp. 1.20 PD Observe PTC MAIN PWR-PWR ON lamp. 1.21 03A5 Extend relay gate 03A5. 1.22 PD Observe PTG MAIN PWR-PWR ON lamp. 1.23 PD Observe PTC MAIN PWR-PWR OFF Lit lamp. 1.24 03A5 Close relay gate 03A5. 1.25 PD Set (pull out) PTC MAIN PWR-EMERGENCY PULL switch. 1.26 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.27 PD Reset (push in) MAIN Power EMERGENCY OFF awitch.	1.13	PD			·
1.16 PD Observe PTC MAIN PWR-PWR ON lamp. 1.17 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.18 03A Install end panel 03A. 1.19 PD Press and release PTC MAIN PWR-PWR ON pushbutton lamp. 1.20 PD Observe PTC MAIN PWR-PWR ON lamp. 1.21 03A5 Extend relay gate 03A5. 1.22 PD Observe PTG MAIN PWR-PWR ON lamp. 1.23 PD Observe PTG MAIN PWR-PWR OFF lamp. 1.24 03A5 Close relay gate 03A5. 1.25 PD Set (pull out) PTC MAIN PWR-PWR OFF EMERGENCY PULL switch. 1.26 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.27 PD Reset (push in) MAIN Power EMERGENCY OFF switch.	1.14	PD.		Lit	
lamp. 1.17 PD Observe PTC MAIN PWR-PWR OFF Lit lamp. 1.18 03A Install end panel 03A. 1.19 PD Press and release PTC MAIN PWR-PWR ON pushbutton lamp. 1.20 PD Observe PTC MAIN PWR-PWR ON Not lit lamp. 1.21 03A5 Extend relay gate 03A5. 1.22 PD Observe PTG MAIN PWR-PWR ON lamp. 1.23 PD Observe PTC MAIN PWR-PWR OFF Lit lamp. 1.24 03A5 Close relay gate 03A5. 1.25 PD Set (pull out) PTC MAIN PWR-EMERGENCY PULL switch. 1.26 PD Observe PTC MAIN PWR-PWR OFF Not lit lamp. 1.27 PD Reset (push in) MAIN Power EMERGENCY OFF switch.	1:15	03A	Remove end panel 03A.		
lamp. 1.18 03A Install end panel 03A. 1.19 PD Press and release PTC MAIN PWR-PWR ON pushbutton lamp. 1.20 PD Observe PTC MAIN PWR-PWR ON lamp. 1.21 03A5 Extend relay gate 03A5. 1.22 PD Observe PTG MAIN PWR-PWR ON lamp. 1.23 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.24 03A5 Close relay gate 03A5. 1.25 PD Set (pull out) PTC MAIN PWR-EMERGENCY PULL switch. 1.26 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.27 PD Reset (push in) MAIN Power EMERGENCY OFF switch.	1.16	PD		Not lit	
PD Press and release PTC MAIN PWR-PWR ON pushbutton lamp. 1.20 PD Observe PTC MAIN PWR-PWR ON lamp. 1.21 03A5 Extend relay gate 03A5. 1.22 PD Observe PTG MAIN PWR-PWR ON lamp. 1.23 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.24 03A5 Close relay gate 03A5. 1.25 PD Set (pull out) PTC MAIN PWR-EMERGENCY PULL switch. 1.26 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.27 PD Reset (push in) MAIN Power EMERGENCY OFF switch.	1.17	PD ·		Lit ·	
PWR ON pushbutton lamp. 1.20 PD Observe PTC MAIN PWR-PWR ON lamp. 1.21 03A5 Extend relay gate 03A5. 1.22 PD Observe PTC MAIN PWR-PWR ON lamp. 1.23 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.24 03A5 Close relay gate 03A5. 1.25 PD Set (pull out) PTC MAIN PWR-EMERGENCY PULL switch. 1.26 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.27 PD Reset (push in) MAIN Power EMERGENCY OFF switch.	1.18	03A	Install end panel 03A.		
lamp. 1.21 03A5 Extend relay gate 03A5. 1.22 PD Observe PTG MAIN PWR-PWR ON lamp. 1.23 PD Observe PTC MAIN PWR-PWR OFF Lit lamp. 1.24 03A5 Close relay gate 03A5. 1.25 PD Set (pull out) PTC MAIN PWR-EMERGENCY PULL switch. 1.26 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.27 PD Reset (push in) MAIN Power EMERGENCY OFF switch.	1.19	PD			
1.22 PD Observe PTG MAIN PWR-PWR ON lit lamp. 1.23 PD Observe PTC MAIN PWR-PWR OFF Lit lamp. 1.24 03A5 Close relay gate 03A5. 1.25 PD Set (pull out) PTC MAIN PWR-EMERGENCY PULL switch. 1.26 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.27 PD Reset (push in) MAIN Power EMERGENCY OFF switch.	1.20	PD	1	Not lit	
lamp. 1.23 PD Observe PTC MAIN PWR-PWR OFF Lit lamp. 1.24 03A5 Close relay gate 03A5. 1.25 PD Set (pull out) PTC MAIN PWR- EMERGENCY PULL switch. 1.26 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.27 PD Reset (push in) MAIN Power EMERGENCY OFF switch.	1.21	03 A 5	Extend relay gate 03A5.		
1.23 PD Observe PTC MAIN PWR-PWR OFF Lit 1.24 03A5 Close relay gate 03A5. 1.25 PD Set (pull out) PTC MAIN PWR-EMERGENCY PULL switch. 1.26 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.27 PD Reset (push in) MAIN Power EMERGENCY OFF switch.		PD		Not lit	
1.25 PD Set (pull out) PTC MAIN PWR-EMERGENCY PULL switch. 1.26 PD Observe PTC MAIN PWR-PWR OFF lamp. 1.27 PD Reset (push in) MAIN Power EMERGENCY OFF switch.		PD		Lit	
EMERGENCY PULL switch. 1.26 PD Observe PTC MAIN PWR-PWR OFF Not lit lamp. 1.27 PD Reset (push in) MAIN Power EMERGENCY OFF switch.	1.24	03A5	Close relay gate 03A5.		
lamp. 1.27 PD Reset (push in) MAIN Power EMERGENCY OFF switch.	1.25	PD			
EMERGENCY OFF awitch	1.26	PD		Not lit	
	1.27	PD	Reset (push in) MAIN Power EMERGENCY OFF switch.		
OF A-	ABC	DEF	BHIJKLMNOPQRPAGE	1	NUMBER

Figure 7-2. Power Checks (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-					
UNIT	NAME:		UNIT-NO.		
Step	Panel	Operation	Normal Indication	Data	
1.28	PD	Observe PTC MAIN PWR-PWR OFF lamp.	Lit		
1.29	03A6 thru 03A11	Verify that all AC ON or ON switches on Trygon power supplies are ON.			
1.30	PD	Press and release PTC MAIN PWR- PWR ON pushbutton/lamp.			
1.31	PD	Observe PTC MAIN PWR-PWR ON lamp.	Lit		
1.32	PD	Observe PTC MAIN PWR-PWR OFF lamp.	Not lit	<u>-</u>	
1.33	PD	Observe PTC DC PWR-PWR OFF lamp.	Lit .		
1.34	NA	Observe all blower fans.	Operating		
1.35	03A6 thru 03A11	Observe POWER ON lamps on Trygon power supplies.	Lit		
1.36	PD	Press and release PTC MAIN PWR PWR OFF pushbutton/lamp.			
1.37	PD	Observe PTC MAIN PWR-PWR ON lamp.	Not lit		
1.38	PD	Observe PTC MAIN PWR-PWR OFF lamp.	Lit		
1.39	NA	Observe all blower fans.	Not operating	•	
1.40	03A6 thru 03A11	Observe POWER ON lamps on Trygon power supplies.	Not lit		
AIAIA	NE E		DACEG! A	1111050	
ABC	DEF		PAGES A-	NUMBER	

Figure 7-2. Power Checks (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-					
UNIT N	NAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
EXP	NA '	Steps 1.41 through 1.109 substantiate that PTC DC power can be sequenced on and off and that PTC DC power is automatically sequenced off by a loss of one of the DC voltages supplying the memory unit.			
1.41	PD	Press and release PTC MAIN PWR- PWR ON pushbutton/lamp.			
1.42	PD	Observe PTC MAIN PWR-PWR ON lamp.	Lit		
1.43	PD	Observe PTC MAIN PWR-PWR OFF lamp.	Not lit		
1.44	PD	Observe PTC DC PWR-PWR OFF lamp.	Lit		
1.45	03A6 thru 03A11	Verify that CURRENT ADJUST and CURRENT VERNIER pots on Trygon power supplies are positioned fully clockwise.			
1.46	PD	Press and release PTC DC PWR- PWR ON pushbutton/lamp.		•	
1.47	PD	Observe PTC DC PWR-PWR OFF lamp.	Not lit		
1.48	PD	Observe PTC DC PWR-PWR ON lamp.	Lit (after noticeable delay)	Í	
1.49	PD	Press and release PTC DC PWR- PWR OFF pushbutton/lamp.			
•					
ABC	DEF		PAGES N	UMBER	

Figure 7-2. Power Checks (Sheet 4)

INTERNATIONAL BUSINESS MACHINES-						
UNIT	NAME:		UNIT NO.			
Step	Panel	Operation	Normal Indication	Data		
1.50	PD	Observe PTC DC PWR-PWR OFF lamp.	Lit			
1.51	PD	Observe PTC DC PWR-PWR ON lamp.	Not lit			
1.52	02A3	Disconnect plugs 02P9, 02P10, 02P12, 02P13 and 02P14 from the memory unit.		·		
1.53	PD	Press and release PTC DC PWR-PWR ON pushbutton/lamp.	·			
1.54	PD	Observe PTC DC PWR-PWR OFF lamp.	Not lit	<u></u>		
1.55	PD	Observe PTC DC PWR-PWR ON lamp.	Lit	· .		
1.56	01B8	Set circuit breaker for +30 VDC fixed power supply to OFF.				
1.57	PD	Observe PTC DC PWR-PWR OFF lamp.	Lit			
1.58	PD	Observe PTC DC PWR-PWR ON lamp.	Not lit			
1.59	01B8	Set circuit breaker for +30 VDC fixed power supply to ON.	: .			
1.60	PD	Observer PTC DC PWR-PWR OFF lamp.	Not lit			
1.61	PD	Observer PTC DC PWR-PWR ON lamp.	Lit			
1.62	03A6	Set power on switch on +30 VDC variable power supply to OFF.				
AIDIO	IN ELET	HIJKLMNOPQRPAGE	DACEC	HIMOED		
ABC	UEF	المستوعدة والمنتوا ستواسي والمنتوا المتواسية والمتواسية والمتواسية والمتواسية والمتواسية والمتواسية	PAGES N	IUMBER		

Figure 7-2. Power Checks (Sheet 5)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
1.76	PD	Observe PTC DC PWR-PWR ON lamp.	Not lit	
1.77	03A8	Set power on switch on +12 VDC variable power supply to ON.		,
1.78	PD	Observe PTC DC PWR-PWR OFF lamp.	Not lit	
1.79	PD	Observe PTC DC PWR-PWR ON lamp.	Lit	·
1.80	03A9	Set power on switch on +12 VDC variable power supply to OFF.		
1.81	PD	Observe PTC DC PWR-PWR OFF lamp.	Lit	
1.82	PD	Observe PTC DC PWR-PWR ON lamp.	Not lit	
1.83	03A9	Set power on switch on +12 VDC variable power supply to ON.		
1.84	PD	Observe PTC DC PWR-PWR OFF lamp.	Not lit	
1.85	PD	Observe PTC DC PWR-PWR ON lamp.	Lit	
1.86	03A11	Set power on switch on -12 VDC variable power supply to OFF.		
1.87	PD	Observe PTC DC PWR-PWP OFF lamp.	Lit	
1.88	PD	Observe PTC DC PWR-PWR ON lamp.	Not lit	
ABC	DEF		PAGES 1	VUMBER

Figure 7-2. Power Checks (Sheet 6)

INTE	INTERNATIONAL BUSINESS MACHINES-				
UNIT I	NAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data _:	
1.63	PD	Observe PTC DC PWR-PWR OFF lamp.	Lit		
1.64	PD	Observe PTC DC PWR-PWR ON lamp.	Not lit		
1.65	03A6	Set power on switch on +30 VDC variable power supply to ON.		:	
1.66	PD	Observe PTC DC PWR-PWR OFF lamp.	Not lit		
1.67	ΡD	Observe PTC DC PWR-PWR ON lamp.	Lit		
1.68	03A7	Set power on switch on +30 VDC variable power supply to OFF.			
1.69	PD	Observe PTC DC PWR-PWR OFF lamp.	Lit		
1.70	PD	Observe PTC DC PWR-PWR ON lamp.	Not lit		
1.71	03A7	Set power on switch on +30 VDC variable power supply to ON.			
1.72	PD	Observe PTC DC PWR-PWR OFF lamp.	Not lit		
1.73	PD	Observe PTC DC PWR-PWR ON lamp.	Lit		
1.74	03A8	Set power on switch on +12 VDC variable power supply to OFF.			
1.75	PD	Observe PTC DC PWR-PWR OFF lamp.	Lit		
ABC	DEF		PAGES I	NUMBER	

Figure 7-2. Power Checks (Sheet 7)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
1.89	03A11	Set power on switch on -12 VDC variable power supply to ON.		
1.90	PD	Observe PTC DC PWR-PWR OFF lamp.	Not lit	
1.91	PD	Observe PTC DC PWP-PWR ON lamp.	Lit	
1.92	01 B7	Set circuit breaker for +12 VDC fixed power supply to OFF.	•	
1.93	PD	Observe the PTC DC PWR-PWR OFF lamp.	Lit	
1.94	PD	Observe the PTC DC PWR-PWR ON lamp.	Not lit	
1.95	01B7	Set circuit breaker for +12 VDC fixed power supply to ON.		
1.96	PD	Observe the PTC DC PWR-PWR OFF lamp.	Not lit	
1.97	PD	Observe the PTC DC PWR-PWR ON lamp.	Lit	
1.98	01B7	Set circuit breaker for -6 VDC fixed power supply to OFF.		
1.99	PD	Observe the PTC DC PWR-PWR OFF lamp:	Not lit	
1.100	PD	Observe the PTC DC PWR-PWP ON lamp.	Lit	·
1.101	NA	Observe that any display lamps lit are lit at half brillancy.		
ARC	DEFI	GHIJKLMNOPQRPAGE	PAGES	IUMBER
			A-	

Figure 7-2. Power Checks (Sheet 8)

INTE	INTERNATIONAL BUSINESS MACHINES-				
UNIT N	IAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
1.102	PD	Press and release PTC DC PWR-PW OFF pushbutton lamp.			
1.103	PD	Observe the PTC DC PWR-PWR OFF lamp.	Lit		
1.104	PD	Observe the PTC DC PWR-PWR ON lamp.	Not lit		
1.105	PD	Press and release PTC DC PWR- PWR ON pushbutton/lamp.			
1.106	PD	Observe the PTC DC PWR-PWR OFF lamp.	Lit	,	
1.107	PD	Observe PTC DC PWR-PWR ON lamp.	Not lit		
1.108	PD	Press and release PTC DC PWR-PWR OFF pushbutton/lamp.			
1.108.1	01B7.	Set circuit breaker for -6 VDC fixed power supply to on.			
1.109	02 A 3	Connect plugs 02P9, 02P10, 02P12, 02P13, and 02P14 to jacks J1 through J5 respectively on the memory unit.	,		
EXP	NA	Steps 1.110 through 1.136 substantiate that DC power is applied to and removed from the memory unit in the correct sequence.			
		Allow 30 seconds to elapse after cycling power on before cycling power off one vice-verse.			
ABC	DEEL	 	PAGES N	UMBER	
			F AGES A-		

Figure 7-2. Power Checks (Sheet 9)

INTERNATIONAL BUSINESS MACHINES-				
UNIT I	IAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
1.110	0 2A3	Connect preamplifier channels A and B to memory unit test jacks 1 (+30 VDC) and 6 (-12 VDC) respectively.		
1.111	PD	While observing oscilloscope press and release PTC DC PWR-PWR ON pushbutton/lamp.		
1.112	02A3	Observe that +30 VDC is applied after -12 VDC.	1.5 seconds minimum	
1, 113	PD	Observe PTC DC PWR-PWR ON lamp.	Lit	
1.114	PD	Observe PTC DC PWR-PWR OFF lamp.	Not lit	
1.115	PD	While observing oscilloscope press and release PTC DC PWR-PWR OFF pushbutton/lamp.		:
1.116	02A3	Observe that +30 VDC is removed before -12 VDC.	1.5 seconds minimum	
1.117	PD	Observe PTC DC PWR-PWR OFF lamp.	Lit	
1.118	PD	Observe PTC DC PWR-PWR ON lamp.	Not lit	
1.119	02A3	Disconnect preamplifier from memory unit test jack 1 and connect to test jack 3 (+30 VDC).		
1.120	PD	While observing oscilloscope press and release PTC DC PWR-PWR ON pushbutton/lamp.		
ABIC	DEFI	3 H I J K L M N O P Q R PAGE	PAGES	NUMBER
111			A-	-

Figure 7-2. Power Checks (Sheet 10)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
1. 121	02A3	Observe that +30 VDC is applied after -12 VDC.	1.5 seconds minimum	
1.122	PD	Observe PTC DC PWR-PWR ON lamp.	Lit	<u> </u>
1.123	PD	Observe PTC DC PWR-PWR OFF lamp.	Not lit	
1.124	PD	While observing oscilloscope press and release PTC DC PWR-PWR OFF pushbutton/lamp.		
1.125	02A3	Observe that +30 VDC is removed before -12 VDC.	1.5 seconds minimum	
1.126	PD	Observe PTC DC PWR-PWR ON lamp.	Not lit	
1.127	PD	Observe PTC DC PWR-PWR OFF lamp.	Lit	
1.128	02A3	Disconnect preamplifier from memory unit test jack 3 and connect to test jack 2 (+30 VDC).		
1.129	PD	While observing oscilloscope press and release PTC DC PWR-PWR ON pushbutton/lamp.		
1.130	02A3	Observe that +30 VDC is applied after -12 VDC.	1.5 seconds minimum	
1.131	PD	Observe PTC DC PWR-PWR ON lamp.	Lit	
1.132	PD	Observe PTC DC PWR-PWR OFF lamp.	Not lit	
				·
ABC	DEF		PAGES I	NUMBER

Figure 7-2. Power Checks (Sheet 11)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	IAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
1.133	PD	While observing oscilloscope press and release PTC DC PWR-PWR OFF pushbutton/lamp.	·	
1.134	02A3	Observe that +30 VDC is removed before -12 VDC.	1.5 seconds minimum	
1.135	PD	Observe PTC DC PWR-PWR ON lamp.	Not lit	
1.136	PD	Observe PTC DC PWR-PWR OFF lamp.	Lit	
EXP	NA ·	Steps 1.137 through 1.150 substantiate that all panel lamps are operational.		
1.137	03A4	Verify that CE panel is extended.		
1.138	PD	Press and release PTC DC PWR-PWR ON pushbutton lamp.		
1.139	PD	Observe PTC DC PWR-PWR ON lamp.	Lit	
1.140	PD	Observe PTC DC PWR-PWR OFF lamp.	Not lit	
1.141	CE	Observe ACC DISPLAY ENABLE and TIMING DISPLAY ENABLE lamps (press and release if not lit).	Lát	
1.142	CE	Press and hold LAMP TEST push- button/lamp.		
1.143	CE	Observe all lamps on CE panel.	Lit	·
				·
AIRICI	DEF	GHIJKLMNOPQRPAGE	PAGES	NUMBER
			OF A-	

Figure 7-2. Power Checks (Sheet 12)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	IAME:		UNIT NO.	
Step	Panel	Operation	Normal Data Indication	
1.144	TRMC	Observe PWR OFF lamp (press and release if not lit).	Lit	
1.145	TRMC	Press and hold LAMP TEST push- button/lamp.		
1.146	TRMC	Observe all lamps on TRMC panel.	Lit	
1.147	MLDD	Press and hold LAMP TEST push- button/lamp.		
1.148	MLDD	Observe all lamps on MLDP panel.	Lit	.
1.149	PD	Press and hold LAMP TEST push- button/lamp.		
. 1. 150	PD	Observe all lamps on PD panel except PTC MAIN PWR-PWR OFF, PTC DC PWR-PWR OFF, and MAN. CST.	Lit	-
EXP	NA	Steps 1.151 through 1.168 substantiate the PTC DC voltages are within required tolerances.	·	
		NOTE	·	
		Verify that 15 minutes have elapsed since power was turned on before taking the following voltage measurements.		
1.151	03A10	Connect digital voltmeter between and G test jacks on -28 VDC Trygon power supply. Adjust VOLTAGE VERNIER and VOLTAGE ADJUST controls to obtain voltage indicated in Normal Indication column.	-32 ±0.5 VDC	
ABC	DEF		PAGES NUMBER	

Figure 7-2. Power Checks (Sheet 13)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	NAME:		UNIT NO.	
Step	Panel .	Operation	Normal Indication	Data
1.152	03A3	Connect digital voltmeter between the following test jacks on the memory unit. Adjust VOLTAGE VERNIER and VOLTAGE ADJUST controls of associated Trygon power supplies until the measured voltages are within ±2% of the corresponding voltages indicated on the Memory Characteristics Strobe Setting Tag.		
1.153	03A6	Test jacks 1 and 9 (Ret.). (+30 VDC Trygon power supply.)		
1.154	03A7	Test jacks 2 and 9 (Ret.). (+30 VDC Trygon power supply.)		
1.155	03A8	Test jacks 7 and 9 (Ret.). (+12 VDC Trygon power supply.)		
1.156	03A9	Test jacks 8 and 9 (Ret.). (+12 VDC Trygon power supply.)		
1.157	03A11 _.	Connect digital voltmeter between terminals 1 and 2 (Ret.) of hockey stick located in gate 01B3. Adjust VOLTAGE VERNIER and VOLTAGE ADJUST controls of -12 VDC Trygon power supply to obtain voltage indicated in Normal Indication column.	-11.9 ±0.5 VDC	
1.158	NA	Connect digital voltmeter between the following points. Adjust screwdriver adjust located between CB1 and CB2 of associated SMS power supplies to obtain voltages in Normal Indication column.		•
ABC	DEF	SHIJKLMNOPQRPAGE	PAGES N	UMBER
			× A-	

Figure 7-2. Power Checks (Sheet 14)

INTE	INTERNATIONAL BUSINESS MACHINES-					
UNIT N	IAME:		UNIT NO.			
St ep	Panel	Operation	Normal Indication	Data		
1.159	01B6	Terminals 3 and 2 (Ret.) of hockey stick in gate 03B6. (-6 VDC SMS power supply.)	-6.08 ±.01 VDC	·		
1.160	01B6	Terminals 5 and 2 (Ret.) of hockey stick in gate 01B3. (+12 VDC SMS power supply).	+12.05 +.05 01 VDC			
1.161	01B8	Test jacks 3 and 9 (Ret.) on the memory unit. (+30 VDC SMS power supply.)	+30.0 ±.6 VDC			
1.162	NA	Using a digital voltmeter measure and record the voltages appearing between the following points.				
1.163	02A3	Test jacks 4 and 9 (Ret.) on the memory unit.	+11.76 to +12.24 VDC			
1.164	02A3	Test jacks 5 and 9 (Ret.) on the memory unit.	-5.68 to -6.12 VDC			
1.165	02A3	Test jacks 6 and 9 (Ret.) on memory unit.	-11.76 to -12.24 VDC			
1.166	03B8	Terminals 1 and 2 (Ret.) of hockey stick in gate 03B8.	-11.76 to -12.24 VDC			
1.167	03B8	Terminals 3 and 2 (Ret.) of hockey stick in gate 03B8.	-5.88 to -6.12 VDC			
1.168	03B8	Terminals 5 and 2 (Ret.) of hockey stick in gate 03B8.	+11.76 to +12.24 VDC			
	·					
AIDIO	OFFE		IDACEO!	1114050		
ABU	DEF		PAGES N	UMBER		

Figure 7-2. Power Checks (Sheet 15)

UNIT NAME: Step Panel Operation Normal Indication. EXP NA Steps 2.1 through 2.11 substantiate that the single shots which develop 500 CPS MV and 10 CPS MV signals are adjusted properly. 2.1 01A On the Plotter turn Power to OFF. 2.2 TRMC Observe SELF CHECK lamp (press and release if not lit). 2.3 TRMC Observe ML lamp (press and release if not lit). 2.4 TRMC Observe FREE RUN SS lamp (press and release if not lit). 2.5 CE Connect preamplifier channel A to 500 MV test jack 2.6 NA Trigger oscilloscope internally. 2.7 03B6 Observe duration of negative going portion of waveshape (adjust potentiometer on card 03B6). 2.8 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B14). 2.9 CE Connect preamplifier channel A to 10 MV test jack. 2.10 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B14). 2.9 CE Connect preamplifier channel A to 10 MV test jack. 2.10 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B14). 2.9 CE Connect preamplifier channel A to 10 MV test jack. 2.10 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B17).	INTE	RNATION	AL BUSINESS MACHINES-		
EXP NA Steps 2.1 through 2.11 substantiate that the single shots which develop 500 CPS MV and 10 CPS MV signals are adjusted properly. 2.1 01A On the Plotter turn Power to OFF. 2.2 TRMC Observe SELF CHECK lamp (press and release if not lit). 2.3 TRMC Observe ML lamp (press and release if not lit). 2.4 TRMC Observe FREE RUN SS lamp (press and release if not lit). 2.5 CE Connect preamplifier channel A to 500 MV test jack 2.6 NA Trigger oscilloscope internally. 2.7 03B6 Observe duration of negative going portion of waveshape (adjust potentiometer on card 03B6). 2.8 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B14). 2.9 CE Connect preamplifier channel A to 10 MV test jack. Observe duration of positive going portion of waveshape (adjust potentiometer on card B14). Observe duration of positive going portion of waveshape (adjust potentiometer on card B14).	UNIT N	NAME:		UNIT NO.	
that the single shots which develop 500 CPS MV and 10 CPS MV signals are adjusted properly. 2.1 01A On the Plotter turn Power to OFF. 2.2 TRMC Observe SELF CHECK lamp (press and release if not lit). 2.3 TRMC Observe ML lamp (press and release if not lit). 2.4 TRMC Observe FREE RUN SS lamp (press and release if not lit). 2.5 CE Connect preamplifier channel A to 500 MV test jack 2.6 NA Trigger oscilloscope internally. 2.7 03B6 Observe duration of negative going portion of waveshape (adjust potentiometer on card 03B6). 2.8 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B14). 2.9 CE Connect preamplifier channel A to 10 MV test jack. 2.70 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B14). 3.9 CE Connect preamplifier channel A to 10 MV test jack. 3.10 Observe duration of positive going portion of waveshape (adjust potentiometer on card B14).	Step	Panel	Operation		Data
2.2 TRMC Observe SELF CHECK lamp (press and release if not lit). 2.3 TRMC Observe ML lamp (press and release if not lit). 2.4 TRMC Observe FREE RUN SS lamp (press and release if not lit). 2.5 CE Connect preamplifier channel A to 500 MV test jack 2.6 NA Trigger oscilloscope internally. 2.7 03B6 Observe duration of negative going portion of waveshape (adjust potentiometer on card 03B6). 2.8 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B14). 2.9 CE Connect preamplifier channel A to 10 MV test jack. 2.10 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B17).	EXP	NA	that the single shots which develop 500 CPS MV and 10 CPS MV signals		
and release if not lit). 2.3 TRMC Observe ML lamp (press and release if not lit). 2.4 TRMC Observe FREE RUN SS lamp (press and release if not lit). 2.5 CE Connect preamplifier channel A to 500 MV test jack 2.6 NA Trigger oscilloscope internally. 2.7 03B6 Observe duration of negative going portion of waveshape (adjust potentiometer on card 03B6). 2.8 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B14). 2.9 CE Connect preamplifier channel A to 10 MV test jack. 2.10 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B17).	2.1	01 A	On the Plotter turn Power to OFF.		
if not lit). 2.4 TRMC Observe FREE RUN SS lamp (press and release if not lit). 2.5 CE Connect preamplifier channel A to 500 MV test jack 2.6 NA Trigger oscilloscope internally. 2.7 03B6 Observe duration of negative going portion of waveshape (adjust potentiometer on card 03B6). 2.8 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B14). 2.9 CE Connect preamplifier channel A to 10 MV test jack. 2.10 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B17).	22	TRMC		Lit	
and release if not lit). CE Connect preamplifier channel A to 500 MV test jack NA Trigger oscilloscope internally. Observe duration of negative going portion of waveshape (adjust potentiometer on card 03B6). Observe duration of positive going portion of waveshape (adjust potentiometer on card B14). CE Connect preamplifier channel A to 10 MV test jack. Observe duration of positive going portion of waveshape (adjust potentiometer on card B14).	2.3	TRMC			
500 MV test jack 2.6 NA Trigger oscilloscope internally. 2.7 03B6 Observe duration of negative going portion of waveshape (adjust potentiometer on card 03B6). 2.8 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B14). 2.9 CE Connect preamplifier channel A to 10 MV test jack. 2,10 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B17).	2.4	TRMC		Lit	
2.7 03B6 Observe duration of negative going portion of waveshape (adjust potentiometer on card 03B6). 2.8 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B14). 2.9 CE Connect preamplifier channel A to 10 MV test jack. 2./10 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B17).	2 5	CE		•	
portion of waveshape (adjust potentiometer on card 03B6). 2.8	2.6	NA	Trigger oscilloscope internally.		·
portion of waveshape (adjust potentiometer on card B14). 2.9 CE Connect preamplifier channel A to 10 MV test jack. 2/10 O3B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B17).	2.7	03B6	portion of waveshape (adjust	1 <u>+</u> .02 MS	
2/10 03B6 Observe duration of positive going portion of waveshape (adjust potentiometer on card B17).	2.8	03B6	portion of waveshape (adjust	1 <u>+</u> .02 Ms	
portion of waveshape (adjust potentiometer on card B17).	2.9	CE		,	
ABCDEFGHIJKLMNOPQRPAGE PAGES NUMBER	2/10	03B6	portion of waveshape (adjust	50 ± 3 MS	
ABCDEFGHIJKLMNOPQRPAGE PAGES NUMBER			•		
ABCDEFGHIJKLMNOPQRPAGE PAGES NUMBER					•
	ABC	DEF			NMBER

Figure 7-3. Timing Adjustments (Sheet 1 of 16)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
2.11	03B6	Observe duration of negative going portion of waveshape (adjust potentiometer on card A18).	50 <u>+</u> 3 MS	
EXP	NA	Steps 2.12 through 2.39 substantiate that the single shots and delays which develop clock sync timing and phase sync timing pulses are adjusted properly.		
2.12	03B4	Connect preamplifier channel A to B26A.		
2.13	03B4	Trigger oscilloscope externally on D15R.		
2.14	NA	On the oscilloscope set the time Base to .2 usec/cm. and then using the variable time base knob place the leading edges of 2 consecutive W clocks (Positive going) 8 cm's apart at their 50% points (see Illustration A).	•	
2.15	03B4	Connect preamplifier channel B to B26P.		
2.16	NA	Observe the duration of T1 (see Illustration A) (1270 Nsec delay card A17).	2 ± .1 cm	
2.17	03B4	Disconnect preamplifier channel B from B26P and connect to B26D.		
				·
ABC	DEF	HIJKLMNOPOR PAGE	PAGES A-	NUMBER

Figure 7-3. Timing Adjustments (Sheet 2)




Figure 7-3. Timing Adjustments (Sheet 3)

INTE	INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
2.18	NA	Observe the duration of T2 (see Illustration A) (1270 Nsec delay card A19).	4 ± .1 cm		
2.19	03B4	Disconnect preamplifier channel B from B26D and connect to A14D.			
2.20	NA NA	Observe the duration of T3 (see Illustration A) (1270 Nsec Delay card A18).	6 <u>+</u> .1 cm		
2.21	NA	On oscilloscope set the variable time base knob fully clockwise.	-	·	
2.22	NA	Observe the duration of T7 (see Illustration A) (adjust potentiometer on card A26).	70 <u>+</u> 10 nsec		
2.23	03B4	Disconnect preamplifier channel B from A14D and connect to B26P.			
2.24	NA	Observe the duration of T4 (see Illustration A) (adjust potentiometer on card A24).	70 <u>+</u> 10 nsec		
2.25	03B4	Disconnect preamplifier channel A from B26A and connect to B26D.			
2.26	NA	Observe the duration of T5 (see Illustration A) (adjust potentiometer on card A25).	70 <u>+</u> 10 nsec		
2.27	03B4	Disconnect preamplifier channel B from B26P and connect to A14D.			
2.28	NA	Observe the duration of T6 (see Illustration A) (adjust potentiometer on card A20).	70 <u>+</u> 10 nsec		
ABC	DEF		PAGES A-	NUMBER	

Figure 7-3. Timing Adjustments (Sheet 4)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	AME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
2.29		Disconnect preamplifier channel B.		
2.30	03B4	Connect preamplifier channel A to D16B (trigger scope internally).		·.
2.31	NA	Observe the duration of the negative going portion of the waveform.	.6 +.07, 03 usec	
2.32	03B4	Connect preamplifier channel A to D17B.		
2.33	NA	Observe the duration of the negative going portion of the waveform.	.6 + .07 03 usec	
2.34	03B4	Connect preamplifier channel A to E16B.	:	•
2 . 3 5	NA	Observe the duration of the negative going portion of the waveform.	. 6 + . 07 03 usec	
2.36	03B4	Connect preamplifier channel A to F17B.	·	
2.37	NA	Observe the duration of the negative portion of the waveform.	. 6 +. 07 03 usec	
. 2.38	03B4	Connect preamplifier channel A to A21P.		
2.39	03B4	Observe duration of negative going portion of waveshape (adjust potentiometer on card A21).	400 <u>+</u> 50 nsec	·
EXP	NA	Steps 2. 40 through 2. 43 substantiate that the single shots which develop MACH RST signal are adjusted properly.	•	;
ABC	DEF			IUMBER
			OF A-	

Figure 7-3. Timing Adjustments (Sheet 5)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
2, 40	03B4	Connect preamplifier channel A to A22P		
2.41	03B4	Observe duration of negative going portion of waveshape (adjust potentiometer on card A22).	40 ± 3 MS	
2.42	03B4	Connect preamplifier channel A to A23P		
2.43	03B4	Cbserve duration of negative going portion of waveshape (adjust potentiometer on card A23).	40 ± 3 MS	
EXP	NA	Steps 2.44 through 2.61 substantiate that the single shots and delays which develop typewriter control signals are adjusted properly.		
2.44	01B1	Connect preamplifier channel A to D12F and channel B to D12E.		
2.45	CE	Trigger oscilloscope externally with 10 CPS MV signal (10MV test jack).	: :	
2.46	01B1	Observe that rise of pulse on channel B is delayed from rise of pulse on channel A (adjust potentiometer on card D12).	20 ± 2 MS	
2.47	01B1	Connect preamplifier channel A to D13F and channel B to D13E.		
2.48	01B1	Observe that rise of pulse on channel B is delayed from rise of pulse on channel A (adjust potentiometer on card D13).	20 ± 2 MS	
,			·	
ABC	DEF	GHIJKLMNOPOR PAGE		NUMBER

Figure 7-3. Timing Adjustments (Sheet 6)

INIT N	UNIT NAME: UNIT NO.				
Step	Panel	Operation	Normal Indication	Data	
2.49	01B1	Connect preamplifier channel A to B07B.			
2.50	NA	Trigger oscilloscope internally.			
2.51	01B1	Observe duration of negative going portion of waveshape (adjust potentiometer on card B07).	75 ± 5 MS		
2.52 ´	01B1	Connect preamplifier channel A to C10B.			
2.53	01B1	Observe duration of negative going portion of waveshape (adjust potentiometer on card C10).	50 ± 5 MS		
2.54	01B1	Connect preamplifier channel A to D22F and channel B to D22E.		·	
2.55	CE	Trigger oscilloscope externally with 10 CPS MV signal (10MV test jack).			
2.56	01B1	Connect a jumper from B23R to B23			
2.57	01B1	Observe that rise of pulse on chan- nel B is delayed from rise of pulse on channel A (adjust potentiometer on card D22).	50 ± 5 MS		
2.58	01B1	Connect preamplifier channel A to D23B.	,		
2.59	NA .	Trigger oscilloscope internally.		·	
2.60	01B1	Observe duration of negative going portion of waveshape (adjust potentiometer on card D23).	20 <u>+</u> 2 usec		
lala	DELET	HIIJKILIMINIOIPIQIRIPAGE	PAGES	NUMBER	
BU	DEF		FAGES A-	NUMBER	

Figure 7-3. Timing Adjustments (Sheet 7)

INTERNATIONAL BUSINESS MACHINES-				
UNIT I	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
2.61	01B1	Remove jumper from B23R to B23J		
EXP	NA	Steps 2.62 through 2 72 substantiate that the single shots and delay which develop plotter control signals are adjusted properly.		·
2 62	01B2	Connect preamplifier channel A to A23B.		
2.63	01B2	Connect a jumper between B13P to B13J		
2.64	01B2	Observe duration of negative going portion of waveshape (adjust potentiometer on card A23).	100 ± 5 MS	
2.65	01B2	Remove jumper between B19P and B13J.		
2.66	01B2	Connect preamplifier channel A to B18F and channel B to B18E		
2 67	CE	Trigger oscilloscope externally with 10 CPS MV signal (10 MV test jack).		•
2 68	01B2	Observe that rise of pulse on channel B is delayed from rise of pulse on channel A (adjust potentiometer on card B18).	3.6 ± 1MS	
2.69	01B2	Connect preamplifier channel A to B14B.		·
2.70	NA	Trigger oscilloscope internally.	:	
2.71	01B2	Observe duration of negative going portion of waveshape (adjust potentiometer on card B14).	2.8 ± .1MS	
). Jer
ABC	DEF	GHIJKLMNOPQRPAGE	PAGES	UMBER

Figure 7-3. Timing Adjustments (Sheet 8)

UNIT NAME: UNIT NO.				
Step	Panel	Operation	Normal Indication	Data
2.72	01B2	Observe duration of positive going portion of waveshape (adjust potentiometer on card B15).	. 6 ± . 05MS	•
EXP	NA	Steps 2.73 through 2.91 substantiate the single shots and delay which develop tape reader timing and control signals are adjusted properly.		·.
2.73	03B6	Connect preamplifier channel A to A13B.		l
2.74	03B6	Observe duration of negative going portion of waveshape (adjust potentiometer on card A13).	100 <u>±</u> 2 usec	**********
2.75	CE	Connect preamplifier channel A to TRCP1 test jack and channel B to TRCP2 test jack.		
2.76	CE	Trigger oscilloscope externally with 500 MV signal (500 MV test jack).		
2.77	03B6	Observe duration of T1 (see Illustration B (adjust potentiometer on card A14).	250 <u>+</u> 19 usec	,
2.78	0 3 B6	Observe duration of T2 (see Illustration B (adjust potentiometer on card A15.	350 <u>+</u> 10 usec	
2.79	03B6	Observe duration of T3 (see Illustration B (adjust potentiometer on card B15.	250 ± 10 usec	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
2.80	CE	Connect preamplifier channel A to TRCP3 test jack and channel B to TRCP4 test jack.		
ABC	DEF	HIJKLMNOPQRPAGE	PAGES N	

Figure 7-3. Timing Adjustments (Sheet 9)




Figure 7-3. Timing Adjustments (Sheet 10)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	IAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
2.81	03B6	Observe duration of T4 (see Illustration B (adjust potentiometer on card A16).	500 ± 10 usec	
2.82	03B6	Observe duration of T5 (see Illustration B (adjust potentiometer on card A17).	600 <u>+</u> 20 usec	·
2.83	03B6	Observe duration of T6 (see Illustration B (adjust potentiometer on card B16).	200 ± 10 usec	· · · · · · · · · · · · · · · · · · ·
2.84	03B6	Connect preamplifier channel A to B18F and channel B to B18E.		
2.85	CE	Trigger oscilloscope externally with 10 CPS MV signal (10MV test jack).		
2.86	03B6	Observe that rise of pulse on channel B is delayed from rise of pulse on channel A (adjust potentiometer on card B18).	30 <u>+</u> 2 MS	
2.87	03B6	Connect preamplifier channel A to A19-B.		
2.88	NA	Trigger oscilloscope internally.		
2.89	03B6	Observe duration of negative going portion of waveshape (adjust potentiometer on card A19).	6 <u>+</u> .3 MS	•
2.90	03B6	Connect preamplifier channel A to A20B.		
2.91	0 3 B6	Observe duration of negative going portion of waveshape (adjust potentiometer on card A20).	.5 ± .1 MS	
		•		
ABC	DEF		1	UMBER
			F A-	رند د د د د د د د د د د د د د د د د د د

Figure 7-3. Timing Adjustments (Sheet 11)

Step Panel Operation EXF NA Steps 2. 92 through 2. 99 substantiate that the single shot which develops printer RST process signal is adjusted properly. 2. 92 01B3 Connect preamplifier channel A to D05B. 2. 93 01B3 Cbserve duration of negative going portion of waveshape (adjust potentiometer on card D05). 2. 94 01B3 Connect preamplifier channel A to F17B. 2. 95 01B3 Observe duration of negative going portion of waveshape (adjust potentiometer on card F17). 2. 96 01B3 Connect scope channel A to F08B. 2. 97 NA Observe duration of the negative going portion of the waveshape (adjust potentiometer on card F08). 2. 98 01B3 Connect scope channel A to F07B. 2. 99 NA Observe duration of the negative going portion of waveshape (adjust potentiometer on card F07). EXP NA Steps 2. 100 through 2. 102 substantiate that the single shot which develops interrupt INH CTRL signals is adjusted properly.	INTERNATIONAL BUSINESS MACHINES-			
EXF NA Steps 2. 92 through 2. 99 substantiate that the single shot which develops printer RST process signal is adjusted properly. 2. 92 01B3 Connect preamplifier channel A to D05B. 2. 93 01B3 Cbserve duration of negative going portion of waveshape (adjust potentiometer on card D05). 2. 94 01B3 Connect preamplifier channel A to F17B. 2. 95 01B3 Observe duration of negative going portion of waveshape (adjust potentiometer on card F17). 2. 96 01B3 Connect scope channel A to F08B. 2. 97 NA Observe duration of the negative going portion of the waveshape (adjust potentiometer on card F08). 2. 98 01B3 Connect scope channel A to F07B. 2. 99 NA Observe duration of the negative going portion of waveshape (adjust potentiometer on card F07). EXP NA Steps 2. 100 through 2. 102 substantiate that the single shot which develops interrupt INH CTRL signals	UNIT NO.			
that the single shot which develops printer RST process signal is adjusted properly. 2.92 01B3 Connect preamplifier channel A to D05B. 2.93 01B3 Cbserve duration of negative going portion of waveshape (adjust potentiometer on card D05). 2.94 01B3 Connect preamplifier channel A to F17B. 2.95 01B3 Observe duration of negative going portion of waveshape (adjust potentiometer on card F17). 2.96 01B3 Connect scope channel A to F08B. 2.97 NA Observe duration of the negative going portion of the waveshape (adjust potentiometer on card F08). 2.98 01B3 Connect scope channel A to F07B. 2.99 NA Observe duration of the negative going portion of waveshape (adjust potentiometer on card F07). EXP NA Steps 2.100 through 2.102 substantiate that the single shot which develops interrupt INH CTRL signals	Normal Indication	Data		
2.93 01B3 Cbserve duration of negative going portion of waveshape (adjust potentiometer on card D05). 2.94 01B3 Connect preamplifier channel A to F17B. 2.95 01B3 Observe duration of negative going portion of waveshape (adjust potentiometer on card F17). 2.96 01B3 Connect scope channel A to F08B. 2.97 NA Observe duration of the negative going portion of the waveshape (adjust potentiometer on card F08). 2.98 01B3 Connect scope channel A to F07B. 2.99 NA Observe duration of the negative going portion of waveshape (adjust potentiometer on card F07). EXP NA Steps 2.100 through 2.102 substantiate that the single shot which develops interrupt INH CTRL signals	s			
portion of waveshape (adjust potentiometer on card D05). 2.94 01B3 Connect preamplifier channel A to F17B. 2.95 01B3 Observe duration of negative going portion of waveshape (adjust potentiometer on card F17). 2.96 01B3 Connect scope channel A to F08B. 2.97 NA Observe duration of the negative going portion of the waveshape (adjust potentiometer on card F08). 2.98 01B3 Connect scope channel A to F07B. 2.99 NA Observe duration of the negative going portion of waveshape (adjust potentiometer on card F07). EXP NA Steps 2.100 through 2.102 substantiate that the single shot which develops interrupt INH CTRL signals				
Diserve duration of negative going portion of waveshape (adjust potentiometer on card F17). 2.96 01B3 Connect scope channel A to F08B. 2.97 NA Observe duration of the negative going portion of the waveshape (adjust potentiometer on card F08). 2.98 01B3 Connect scope channel A to F07B. 2.99 NA Observe duration of the negative going portion of waveshape (adjust potentiometer on card F07). EXP NA Steps 2.100 through 2.102 substantiate that the single shot which develops interrupt INH CTRL signals				
portion of waveshape (adjust potentiometer on card F17). 2.96 01B3 Connect scope channel A to F08B. 2.97 NA Observe duration of the negative going portion of the waveshape (adjust potentiometer on card F08). 2.98 01B3 Connect scope channel A to F07B. 2.99 NA Observe duration of the negative going portion of waveshape (adjust potentiometer on card F07). EXP NA Steps 2.100 through 2.102 substantiate that the single shot which develops interrupt INH CTRL signals				
2.97 NA Observe duration of the negative going portion of the waveshape (adjust potentiometer on card F08). 2.98 01B3 Connect scope channel A to F07B. 2.99 NA Observe duration of the negative going portion of waveshape (adjust potentiometer on card F07). EXP NA Steps 2.100 through 2.102 substantiate that the single shot which develops interrupt INH CTRL signals				
going portion of the waveshape (adjust potentiometer on card F08). 2.98 O1B3 Connect scope channel A to F07B. Observe duration of the negative going portion of waveshape (adjust potentiometer on card F07). EXP NA Steps 2.100 through 2.102 substantiate that the single shot which develops interrupt INH CTRL signals				
2.99 NA Observe duration of the negative going portion of waveshape (adjust potentiometer on card F07). EXP NA Steps 2.100 through 2.102 substantiate that the single shot which develops interrupt INH CTRL signals	5 <u>+</u> . 5 usec i-			
going portion of waveshape (adjust potentiometer on card F07). EXP NA Steps 2.100 through 2.102 substantiate that the single shot which develops interrupt INH CTRL signals				
tiate that the single shot which develops interrupt INH CTRL signals	t			
	-			
A B C D E F G H I J K L M N O P Q R PAGE	E PAGES N	IUMBER		

Figure 7-3. Timing Adjustments (Sheet 12)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	IAME:		UNIT NO.	
St ep	Panel	Operation	Normal Indication	Data
2.100	PD	Observe INHIBIT control pushbutton/lamp (press and release if not lit).	Lit	
2.101	02B5	Connect preamplifier channel A to A14B.		
2.102	02B 5	Observe duration of negative going portion of waveshape (adjust potentiometer on card A14).	30 ± 2 MS	
EXP	NA	Steps 2.103 through 2.131 substantiate that the single shots and delays which develop memory timing are adjusted properly.		·
2.103	02B1	Connect preamplifier channel A to E06Q (RD + WR A).		•
2.104	02A4	Connect preamplifier channel B to E19B (RD + WR DLY 0.75 A).		
2.105	CE	Trigger oscilloscope externally on phase A bit gate 8 signal (PHASE/BIT GATE/CLOCK jack).		
2.106	·02B1	Observe duration of T1 (see Illustration C) (1270 NSEC delay card E25).	780 + 30 NSEC	
2.107	02B1	Connect preamplifier channel A to F14E (RD + WR B).		1.
2.108	02A4	Connect preamplifier channel B to E19D (RD + WR DLY 0.75 B).		
2.109	02B1	Observe duration of T1 (see Illustration C) (1270 NSEC delay card E22).	780 + 30 NSEC	
	·		·	
AIRIAI	DEF	SHIIJKILIMINIOIPIQIRIPAGEI	PAGES	NUMBER
ABU	VIET !		F AGES A-	

Figure 7-3. Timing Adjustments (Sheet 13)




Figure 7-3. Timing Adjustments (Sheet 14)

UNIT N	IAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
2.110	02B1	Connect preamplifier channel A to E06Q (RD + WR A).		
2.111	02 A 4	Connect preamplifier channel B to E18R (RD + WR DLY 1.25 A).		
2.112	0 2 B1	Observe duration of T2 (see Illustration C) (1270 NSEC delay card E23).	1200 <u>+</u> 30 NSEC	
2.113	02B1 _.	Connect preamplifier channel A to F14E (RD + WR B).	-	
2.114	02 A 4	Connect preamplifier channel B to E18B (RD + WR DLY 1.25 B).		
2.115	02B1	Observe duration of T2 (see Illustration C) (1270 NSEC delay card F23).	1200 ± 30 NSEC	
2.116	02B1	Connect preamplifier channel A to E06Q (RD + WR A).		
2.117	02A4	Connect preamplifier channel B to E19A (RD + WR DLY 2.75 A).		
2.118	02B1	Observe duration of T3 (see Illustration C) (1270 NSEC delay card E24).	3000 <u>+</u> 20 NSEC ,	
2.119	02B1	Connect preamplifier channel A to F14E (RD + WR B).		
2.120	02A4	Connect preamplifier channel B to E19E (RD + WR DLY 2.75 B).	•	
2.121	02B1	Observe duration of T3 (see Illustration C) (1270 NSEC delay card F22).	3000 <u>+</u> 20 NSEC	
				•
ABC	DEF		PAGES A	IUMBER

Figure 7-3. Timing Adjustments (Sheet 15)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	AME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
2.1 2 2	02 A 4	Connect preamplifier channel A to E18R (RD + WR DLY 1.25 A).		
2.123	02 A 6	Connect preamplifier channel B to C19R (SA STROBE A).		
2.124	02B1	Observe that duration of T4 (see II-lustration C) is within \pm 30 NSEC of A timing indicated on Memory Strobe Setting tag (1270 NSEC delay card C25).		·
2. 125	02B1	Observe duration of T5 (see Illustration C) (1270 NSEC delay card D21).	600 <u>+</u> 50 NSEC	
2.126	02A4	Connect preamplifier channel A to E18B (RD + WR DLY 1.25 B).		
2.127	02A6	Connect preamplifier channel B to C10 R (SA STROBE B).	· .	
2.128	02B1	Observe that duration of T4 (see II-lustration D) is within \pm 30 NSEC of B timing indicated on Memory Strobe setting tag. (1270 NSEC delay card F24).		
2.129	02B1	Observe duration of T5 (see Illustration C) (1270 NSEC delay card D25).	600 <u>+</u> 50 NSEC	
2.130	TRMC	Press and release Free Run Single Shot pushbutton/lamp.		
2.131	TRMC	Observe Free Run Single Shot lamp	Not lit	
				·
ABC	DEFIG	HIJKLMNOPQRPAGE	PAGES P	NUMBER

Figure 7-3. Timing Adjustments (Sheet 16)




Figure 7-4. 1270 NSEC Delay Card

INTERNATIONAL BUSINESS MACHINES-				
UNIT	IAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
EXP	NA	Steps 3.1 through 3.32 substantiate that the tape reader control circuits are functioning properly.		
3, 1	TRMC	Observe REVERSE lamp (press and release if lit).	Not lit	·
3.2	TRMC	Observe FORWARD lamp.	Lit	
3.3	TRMC	Observe AUTO lamp (press and release if lit).	Not lit	
3.4	TRMC	Observe MANUAL lamp.	Lit	
3.5	TRMC	Observe DD lamp (press and release if not lit).	Lit	
3.6	TRMC	Press and release AUTO/MANUAL pushbutton/lamp.		
3.7	TRMC	Observe AUTO lamp	Lit	
3.8	TRMC	Observe MANUAL lamp.	Not lit	
3.9	TRMC	Observe ML lamp.	Lit	
3.10	TRMC	Observe DD lamp.	Not lit	
3.11	TRMC	Press and release AUTO/MANUAL pushbutton/lamp.		
3.12	TRMC	Observe AUTO lamp.	Not lit	
3.13	TRMC	Observe MANUAL lamp.	Lit	
3.14	TRMC	Observe START lamp.	Not lit	
3.15	TRMC	Observe STOP lamp.	Lit	
ABC	DEF	GHIJKLMNOPQR PAGE		NUMBER

Figure 7-5. Tape Reader Controls and PTC and Printer Timing Checks (Sheet 1 of 14)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
3.16	TRMC	Observe FREE RUN SS lamp (press and release if lit).	Not lit	
3.17	TRMC	Observe FREE RUN READER lamp (press and release if lit).	Not lit	
3.18	TRMC	Observe SELF CHECK lamp (press and release if not lit).	Lit	
3. 19	MLDD	Press and release ERROR RESET pushbutton/lamp.	•	
3.20	TRMC	Observe PWR ON lamp (press and release if not lit).	Lit	
3.21	TRMC	Observe PWR OFF lamp.	Not lit	
3.22	TRMC	Observe INHIBIT READER CONTROL lamp (press and release if lit).	Not lit	
3.23	TRMC	Observe MANUAL ADVANCE TAPE lamp.	Lit	
3.24	TRMC	Press and release MANUAL AD- VANCE TAPE pushbutton/lamp.		·
3 . 2 5	TRMC	Observe STOP lamp.	Not lit	
3.26	TRMC	Observe MANUAL ADVANCE TAPE lamp.	Not lit	
3.27	TRMC	Press and release FREE RUN SS pushbutton/lamp		·
3.28	TRMC	Observe FREE RUN SS lamp.	Lit	
3.29	TRMC	Observe PWR ON lamp.	Not lit	
3, 30	TRMC	Observe PWR OFF lamp	Lit	
AIRIC	DEF	 	PAGES N	IUMBER
			F AGES A-	

Figure 7-5. Tape Reader Controls and PTC and Printer Timing Checks (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT I	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
3.31	TRMC	Observe MANUAL ADVANCE TAPE lamp.	Lit	
3.32	TRMC	Observe STOP lamp.	Lit	
EXP	NA	Steps 3.33 through 3.47 substantiate that the tape reader clock pulse error circuit is functioning properly.		
3.33	MLDD	Observe TAPE-TRCP lamp (press and release ERROR RESET push- button if lit)	Not lit	
3.34	MLDD	Press and release IS1 pushbutton, lamp.		
3.35	MLDD	Observe TAPE-TRCP lamp.	Lit	
3.36	MLDD	Press and release ERROR RESET pushbutton/lamp.		
3.37	MLDD	Observe TAPE-TRCP lamp	Not lit	
3.38	MLDD	Press and release IS2 pushbutton/ lamp.		
3.39	MLDD	Observe TAPE-TRCP lamp	Lit	
3.40	MLDD	Press and release ERROR RESET pushbutton/lamp.		·
3. 41	MLDD	Observe TAPE-TRCP lamp.	Not lit	,
3. 42	MLDD	Press and release IS3 pushbutton/ lamp.		
3. 43	MLDD	Observe TAPE-TRCP lamp.	Lit	
ABC	DEF	HIJKLMNOPQRPAGE	1 1	NUMBER

Figure 7-5. Tape Reader Controls and PTC and Printer Timing Checks (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
3.44	MLDD	Press and release ERROR RESET pushbutton/lamp.		
3 . 4 5	MLDD	Observe TAPE-TRCP lamp	Not lit	
3.46	MLDD	Press and release IS4 pushbutton/ lamp.		1
3.47	MLDD	Observe TAPE-TRCP lamp.	Lit	
EXP	NA	Steps 3, 48 through 3, 64 substantiate that the tape reader character bits can be monitored at corresponding test jacks on CE panel.		
3.48	CE	Connect preamplifier channels A and B to TRCB 1 and 2 test jacks respectively.		
3.49	CE	Trigger oscilloscope externally on TCCB 1 signal (TRCB 1 test jack).	,	
3.50	CE	Observe that fall of pulse on channel B is delayed from fall of pulse on channel A	1.8 to 2.2 MS	
3.51	CE	Disconnect preamplifier from TRCB 2 test jack and connect to TRCB 3.		
3.52	CE	Observe that fall of pulse on channel B is delayed from fall of pulse on channel A.	3.6 to 4.4 MS	
3.53	CE	Disconnect preamplifier from TRCB 3 test jack and connect to TRCB 4 test jack.		_
3.54	CE	Observe that fall of pulse on channel B is delayed from fall of pulse on channel A.	5. 4 to 6. 6 MS	
ABC	DEF		PAGES N	JMBER

Figure 7-5. Tape Reader Controls and PTC and Printer Timing Checks (Sheet 4)

INTERNATIONAL BUSINESS MACHINES-				
UNIT I	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
3 , 5 5	CE	Disconnect preamplifier from TRCB 4 test jack and connect to TRCB 5 test jack.		
3.56	CE	Observe that fall of pulse on channel B is delayed from fall of pulse on channel A.	7. 2 to 8. 8 MS	·.
3.57	CE	Disconnect preamplifier from TRCB 5 test jack and connect to TRCB 6 test jack		
3.58	CE .	Observe that fall of pulse on channel B is delayed from fall of pulse on channel A.	9.0 to 11.0 MS	
3 59	CE	Disconnect preamplifier from TRCB 6 test jack and connect to TRCB 7 test jack.		
3.60	CE	Observe that fall of pulse on channel B is delayed from fall of pulse on channel A.	10.8 to 13.2 MS	
3.61	CE	Disconnect preamplifier from TRCB 7 test jack and connect to TRCB 8 test jack.		
3.62	CE	Observe that fall of pulse on channel B is delayed from fall of pulse on channel A.	12.6 to 15.4 MS	
3.63	CE	Disconnect preamplifier from TRCB 8 test jack and connect to TRCB 9 test jack.		
3.64	CE	Observe that fall of pulse on channel B is delayed from fall of pulse on channel A.	14.4 to 17.6 MS	
		·		
ABC	DEF		PAGES I	NUMBER

Figure 7-5. Tape Reader Controls and PTC and Printer Timing Checks (Sheet 5)

INTE	INTERNATIONAL BUSINESS MACHINES-			
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
EXP	NA	Steps 3.65 through 3.111 substantiate that tape information read by the tape reader can be monitored at CHANNEL-1 through 6, SEQ BIT TAPB, and FEED TRACK test jacks on CE panel.		
3.65	TRMC	Press and release AUTO/MANUAL pushbutton/lamp.		
3.66	TRMC	Observe AUTO lamp.	Lit	
3.67	TRMC	Observe MANUAL lamp.	Not lit	
3.68	TRMC	Press and release FREE RUN SS pushbutton/lamp		
3.69	TRMC	Observe FREE RUN SS lamp	Not lit	
3.70	TRMC	Observe MANUAL ADVANCE TAPE lamp.	Not lit	
3.71	MLDD	Press and release ERROR RESET pushbutton/lamp.		
3.72	TRMC	Observe PWR ON lamp.	Lit	
3.73	TRMC	Observe PWR OFF lamp.	Not lit	
3.74	TRMC	Observe START lamp.	Lit	
3.75	MLDD	Observe TAPE TRCP lamp.	Not lit	
3.76	TRMC	Press and release AUTO/MANUAL pushbutton/lamp.		
3.77	TRMC	Observe START lamp.	Not lit	
3.78	TRMC	Observe AUTO lamp.	Not lit	<u>.</u>
ABC	DEF	HIJKLMNOPQRPAGE	PAGES I	NUMBER
			# /A-	

Figure 7-5. Tape Reader Controls and PTC and Printer Timing Checks (Sheet 6)

Step Panel Operation Normal Indication Data 3.79 TRMC Observe MANUAL lamp. Lit 3.80 NA Remove plastic guard from tape spooler 3.81 NA Lower tape guide on read step photocell assembly to its bottom stop (A on Illustration A). 3.82 NA Thread tape reader exercise tape as shown on Illustration A. 3.83 NA Check for proper alignment of the tape within the guides of the read station. 3.84 NA Raise the tape guide. 3.85 NA Replace plastic guard. 3.86 TRMC Press and release FREE RUN READER lamp. 3.87 TRMC Observe FREE RUN READER lamp. 3.88 NA Observe that tape is continuously driven in the clockwise direction. 3.89 CE Connect preamplifier channel A to FEED TRACK test jack 3.90 NA Trigger oscilloscope internally 3.91 CE Observe duration of square wave 3.92 CE Connect preamplifier channel A to TAPE test jack.	INTERNATIONAL BUSINESS MACHINES-				
3.79 TRMC Observe MANUAL lamp. 3.80 NA Remove plastic guard from tape spooler 3.81 NA Lower tape guide on read step photocell assembly to its bottom stop (A on Illustration A). 3.82 NA Thread tape reader exercise tape as shown on Illustration A. 3.83 NA Check for proper alignment of the tape within the guides of the read station. 3.84 NA Raise the tape guide. 3.85 NA Replace plastic guard. 3.86 TRMC Press and release FREE RUN READER pushbutton/lamp. 3.87 TRMC Observe FREE RUN READER lamp. Lit 3.88 NA Observe that tape is continuously driven in the clockwise direction. 3.89 CE Connect preamplifier channel A to FEED TRACK test jack 3.90 NA Trigger oscilloscope internally 3.91 CE Observe duration of square wave 3.92 CE Connect preamplifier channel A to TAPB test jack. ABCDEFGHIJKLMNOPPORPAGE PAGES NUMBER	UNIT NAME:		UNIT NO.		
3.80 NA Remove plastic guard from tape spooler 3.81 NA Lower tape guide on read step photocell assembly to its bottom stop (A on Illustration A). 3.82 NA Thread tape reader exercise tape as shown on Illustration A. 3.83 NA Check for proper alignment of the tape within the guides of the read station. 3.84 NA Raise the tape guide. 3.85 NA Replace plastic guard. 3.86 TRMC Press and release FREE RUN READER pushbutton/lamp. 3.87 TRMC Observe FREE RUN READER lamp. 3.88 NA Observe that tape is continuously driven in the clockwise direction. 3.89 CE Connect preamplifier channel A to FEED TRACK test jack 3.90 NA Trigger oscilloscope internally 3.91 CE Observe duration of square wave 3.92 CE Connect preamplifier channel A to TAPB test jack. ABCDEFGHIJKLMNOPQRPAGE PAGES NUMBER	Step Panel	O pe ra tion		Data	
spooler 3.81 NA Lower tape guide on read step photocell assembly to its bottom stop (A on Illustration A). 3.82 NA Thread tape reader exercise tape as shown on Illustration A. 3.83 NA Check for proper alignment of the tape within the guides of the read station. 3.84 NA Raise the tape guide. 3.85 NA Replace plastic guard. 3.86 TRMC Press and release FREE RUN READER pushbutton/lamp. 3.87 TRMC Observe FREE RUN READER lamp. Lit 3.88 NA Observe that tape is continuously driven in the clockwise direction. 3.89 CE Connect preamplifier channel A to FEED TRACK test jack 3.90 NA Trigger oscilloscope Internally 3.91 CE Observe duration of square wave 3.92 CE Connect preamplifier channel A to TAPB test jack. ABCDEFGHIJKLMNOPQRPAGE PAGES NUMBER	3.79 TRMC	Observe MANUAL lamp.	Lit		
photocell assembly to its bottom stop (A on Illustration A). 3.82 NA Thread tape reader exercise tape as shown on Illustration A. 3.83 NA Check for proper alignment of the tape within the guides of the read station. 3.84 NA Raise the tape guide. 3.85 NA Replace plastic guard. 3.86 TRMC Press and release FREE RUN READER pushbutton/lamp. 3.87 TRMC Observe FREE RUN READER lamp. Lit 3.88 NA Observe that tape is continuously driven in the clockwise direction. 3.89 CE Connect preamplifier channel A to FEED TRACK test jack 3.90 NA Trigger oscilloscope internally 3.91 CE Observe duration of square wave 1 8 to 2.2 MS 3.92 CE Connect preamplifier channel A to TAPB test jack.	3.80 NA		·		
as shown on Illustration A. Check for proper alignment of the tape within the guides of the read station. Raise the tape guide. Replace plastic guard. TRMC Press and release FREE RUN READER pushbutton/lamp. READER pushbutton/lamp. By CE Connect preamplifier channel A to FEED TRACK test jack READER pushbutton of square wave READER pushbutton. READER pushbutton in the clockwise direction. READER pushbutton in the clockwise direction.	3.81 NA	photocell assembly to its bottom	•	·	
tape within the guides of the read station. 3.84 NA Raise the tape guide. 3.85 NA Replace plastic guard. 3.86 TRMC Press and release FREE RUN READER pushbutton/lamp. 3.87 TRMC Observe FREE RUN READER lamp. Lit 3.88 NA Observe that tape is continuously driven in the clockwise direction. 3.89 CE Connect preamplifier channel A to FEED TRACK test jack 3.90 NA Trigger oscilloscope internally 3.91 CE Observe duration of square wave 1 8 to 2.2 MS 3.92 CE Connect preamplifier channel A to TAPB test jack.	3.82 NA				
3. 85 NA Replace plastic guard. 3. 86 TRMC Press and release FREE RUN READER pushbutton/lamp. 3. 87 TRMC Observe FREE RUN READER lamp. Lit 3. 88 NA Observe that tape is continuously driven in the clockwise direction. 3. 89 CE Connect preamplifier channel A to FEED TRACK test jack 3. 90 NA Trigger oscilloscope internally 3. 91 CE Observe duration of square wave 1 8 to 2.2 MS 3. 92 CE Connect preamplifier channel A to TAPB test jack.	3.83 NA	tape within the guides of the read		·	
3.86 TRMC Press and release FREE RUN READER pushbutton/lamp. 3.87 TRMC Observe FREE RUN READER lamp. 3.88 NA Observe that tape is continuously driven in the clockwise direction. 3.89 CE Connect preamplifier channel A to FEED TRACK test jack 3.90 NA Trigger oscilloscope internally 3.91 CE Observe duration of square wave 1.8 to 2.2 MS 3.92 CE Connect preamplifier channel A to TAPB test jack.	3.84 NA	Raise the tape guide.			
READER pushbutton/lamp. 3.87 TRMC Observe FREE RUN READER lamp. Lit 3.88 NA Observe that tape is continuously driven in the clockwise direction. 3.89 CE Connect preamplifier channel A to FEED TRACK test jack 3.90 NA Trigger oscilloscope internally 3.91 CE Observe duration of square wave 1 8 to 2.2 MS 3.92 CE Connect preamplifier channel A to TAPB test jack.	3.85 NA	Replace plastic guard.		-	
3.88 NA Observe that tape is continuously driven in the clockwise direction. 3.89 CE Connect preamplifier channel A to FEED TRACK test jack 3.90 NA Trigger oscilloscope internally 3.91 CE Observe duration of square wave 1 8 to 2.2 MS 3.92 CE Connect preamplifier channel A to TAPB test jack.	3.86 TRMC				
driven in the clockwise direction. 3.89 CE Connect preamplifier channel A to FEED TRACK test jack 3.90 NA Trigger oscilloscope internally 3.91 CE Observe duration of square wave 1 8 to 2.2 MS 3.92 CE Connect preamplifier channel A to TAPB test jack. ABCDEFGHIJKLMNOPQRPAGE PAGES NUMBER	3.87 TRMC	Observe FREE RUN READER lamp.	Lit		
FEED TRACK test jack 3.90 NA Trigger oscilloscope internally 3.91 CE Observe duration of square wave 3.92 CE Connect preamplifier channel A to TAPB test jack. ABCDEFGHIJKLMNOPQRPAGE PAGES NUMBER	3.88 NA				
3.91 CE Observe duration of square wave 3.92 CE Connect preamplifier channel A to TAPB test jack. ABCDEFGHIJKLMNOPQRPAGE PAGES NUMBER	3.89 CE		·		
3.92 CE Connect preamplifier channel A to TAPB test jack. ABCDEFGHIJKLMNOPQRPAGE PAGES NUMBER	3, 90 NA	Trigger oscilloscope internally			
TAPB test jack. A B C D E F G H I J K L M N O P Q R PAGE PAGES NUMBER	3.91 CE	Observe duration of square wave			
	3.92 CE				
	ABCDEF		l i	NUMBER	

Figure 7-5. Tape Reader Controls and PTC and Printer Timing Checks (Sheet 7)




Figure 7-5. Tape Reader Controls and PTC and Printer Timing Checks (Sheet 8)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	IAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
3.93	CE	Observe duration of positive going portion of waveshape.	0.8 to 1.2 MS	
3.94	CE	Connect preamplifier channel A to SEQ BIT test jack.		
3.95	CE	Observe duration of positive going portion of waveshape.	0.8 to 1.2 MS	:
3.96	CE	Connect preamplifier channel A to CHANNEL 1 test jack.		
3.97	CE	Observe duration of positive going portion of waveshape.	0.8 to 1.2 MS	
3.98	CE	Connect preamplifier channel A to CHANNEL 2 test jack.		
3.99	CE	Observe duration of positive going portion of waveshape.	0 8 to . 1 2 MS	
3.100	CE	Connect preamplifier channel A to CHANNEL 3 test jack.	·	
3. 101	CE	Observe duration of positive going portion of waveshape.	0.8 to 1.2 MS	
3.102	CE	Connect preamplifier channel A to CHANNEL 4 test jack.		
3.103	CE	Observe duration of positive going portion of waveshape.	0.8 to 1.2 MS	
3.104	CE	Connect preamplifier channel A to CHANNEL 5 test jack.		
3.105	CE	Observe duration of positive going portion of waveshape	0.8 to 1.2 MS	
ABC	DEF		PAGES N	UMBER

Figure 7-5. Tape Reader Controls and PTC and Printer Timing Checks (Sheet 9)

INTERNATIONAL BUSINESS MACHINES-					
UNIT	IAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
3.106	CE	Connect preamplifier channel A to CHANNEL 6 test jack.			
3. 107	CE	Observe duration of positive going portion of waveshape.	0. 8 to 1. 2 MS		
3. 108	CE	Press and release FREE RUN READER pushbutton/lamp.		·	
3.109	CE .	Observe FREE RUN READER pushbutton/lamp.	Not lit		
3, 110	NA	Observe that tape is stopped.			
3.111	NA	Remove tape from tape spooler and reader.			
EXP	NA	Steps 3. 112 through 3.119 substantiate that timing pulses selected by the PHASE/BIT GATE/CLOCK switch appear at the PHASE/BIT GATE/CLOCK jack on CE panel.		·	
3.112	CE	Connect preamplifier channel A to PHASE/BIT GATE/CLOCK jack.			
3. 113	NA	Trigger oscilloscope externally on phase A signal (02B2026L).			
3.114	CE	Set BIT GATE and CLOCK switches to the ALL position.			
3.115	CE	Observe that waveshapes for the A, B, and C positions of PHASE switch are as shown in Illustration B.			
3.116	CE	Set PHASE switch to the ALL position.			
16151			love et		
ABC	DEF		PAGES 1	NUMBER	

Figure 7-5. Tape Reader Controls and PTC and Printer Timing Checks (Sheet 10)




Figure 7-5. Tape Reader Controls and PTC and Printer Timing Checks (Sheet 11)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	AME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
3.117	CE	Observe that waveshapes for the 1 through 14 positions of BIT GATE switch are as shown in Illustration B.		
3. 118	CE	Set BIT GATE switch to the ALL position.		·
3. 119	CE	Observe that waveshapes for the W, X, Y, and Z positions of CLOCK switch are as shown in Illustration B.		
EXP	NA	Steps 3.120 through 3.136 substantiate that the printer timing pulses are within tolerance.		
3. 120	TRMC	Press and release FREE RUN SS pushbutton/lamp.		
3. 121	TRMC	Observe FREE RUN SS lamp.	Lit	-
3.122	01B3	Connect a jumper between pins C13D and C13J.	<u>.</u> .	·
3. 123	01B3	Connect preamplifier channels A and B to C14L and F21E respectively		
3.124	01B3	Trigger oscilloscope externally on signal at 01B3D06A.	,	
3. 125	01B3	Observe duration of T1 (see Illus-tration C).	8.70 to 10 20 USEC	-
3. 126	01B3	Observe duration of T2 (see Illus-tration C).	2.90 to 3.30 USEC	
3. 127	01B3	Disconnect preamplifier from F21E and connect to F21L.		
3. 128	01B3	Observe duration of T3 (see Illustration C).	1. 45 to 1.70 USEC	:
ABC	DEF		PAGES N	IUMBER

Figure 7-5. Tape Reader Controls and PTC and Printer Timing Checks (Sheet 12)




Figure 7-5. Tape Reader Controls and PTC and Printer Timing Checks (Sheet 13)

INTERNATIONAL BUSINESS MACHINES-					
UNIT N	IAME:		UNIT NO.	•	
Step	Panel	Operation	Normal Indication	Data	
3. 129	01B3	Observe duration of T4 (see Illustration C).	1. 40 to 1. 45 USEC		
3.130	01B3	Disconnect preamplifier from F21L and connect to F21A.		· .	
3.131	01B3	Observe duration of T5 (see Illustration C).	5.80 to 6.80 USEC		
3. 132	01B3	Observe duration of T6 (see Illustration C).	2.90 to 3.30 USEC		
3.133	01B3	Disconnect preamplifier from F21A and connect to F21Q.			
3.134	01B3	Observe duration of T7 (see Illus- tration C)	10.15 to 11.90 USEC		
3.135	01B3	Observe duration of T8 (see Illustration C).	1.40 to 1.45 USEC		
3. 136	01B3	Remove jumper from pins C13D and C13J.			
			·	:	
			·		
		•			
ABC	DEF	HIJKLMNOP QR PAGE	PAGES N	JMBER	

Figure 7-5. Tape Reader Controls and PTC and Printer Timing Checks (Sheet 14)

INTERNATIONAL BUSINESS MACHINES-				
UNIT I	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
EXP	NA	Steps 4.1 through 4.21 substantiate that the TAPE READER CONTROL. MODE, TAPE ADDRESS, and TAPE READER SELF CHECK pushbutton/lamp are functioning properly and are in the correct configuration.		·
4.1	TRMC	Observe FREE RUN SS lamp (press and release if lit).	Not lit	
4 2	TRMC	Observe FREE RUN READER lamp (press and release if lit).	Not lit	
4.3	TRMC	Observe PWR OFF lamp (press and release if lit)	Not lit	
4,4	TRMC	Observe PWR ON lamp	Lit	
4.5	TRMC	Observe INHIBIT READER CONTROL lamp (press and release if not lit).	Lit	
4.6	TRMC	Observe REVERSE lamp (press and release if lit).	Not lit	
4.7	TRMC	Observe FORWARD lamp.	Lìt	
4 .8	TRMC	Observe VERIFY ONLY lamp (press and release if lit).	Not lit	
4.9	TRMC	Observe STOP lamp	Lit	
4.10	TRMC	Observe AUTO lamp (press and release if lit)	Not lit	
4.11	TRMC	Observe MANUAL lamp.	Lit	
	. ,		·	
AIDIC	DEF	HIJKLMNOPQRPAGE	PAGES N	WARE
ABC			OF AGES	NUMBER

Figure 7-6. Memory Loader Automatic Checks (Sheet 1 of 14)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Data	
4.12	TRMC	Observe DD lamp (press and release if lit).	Not lit	
4.13	TRMC	Observe ML lamp.	Lit	_
4.14	TRMC	Observe ADV CTR lamp (press and release if lit).	Not lit	·
4.15	TRMC	Observe SEL ADR lamp.	Lit	
4.16	TRMC	Observe SELF CHECK lamp (press and release if not lit).	Lit	
4.17	TRMC	Observe ADR 1 through ADR 5 lamps (press and release if lit).	Not lit	
4.18	TRMC	Press and release ADV CTR/SEL ADR pushbutton/lamp.		
4.19	TRMC	Observe ADV CTR lamp.	Not lit	
4.20	TRMC	Observe SEL ADR lamp.	Not lit	
4.21	TRMC	Observe tape word counter lamps (20 through 212) (if any lamps are lit press and release as many times as necessary starting with lowest order lamp lit).	Not lit	
EXP	NA	Steps 4.22 through 4.33 substantiate that the tape reader and display self test tape is correctly loaded on the tape spooler and reader.		
4.22	NA	Remove plastic guard from tape spooler.		
ABC	DEF		PAGES NUMBER	

Figure 7-6. Memory Loader Automatic Checks (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-					
UNIT	NAME:		UNIT	NO.	
Step	Panel	Operation	Norma Indicati	l Data	
4.23	NA .	Lower tape guide on read step photocell assembly to its bottom stop (B on Illustration A).			
4.24	NA	Place the reel containing self test tape part number 6001247 on left nub with edge of tape closest to sprocket holes next to panel.			
4.25	NA	Thread tape as shown on Illustration A			
A.26	NA	Position the tape so that leader portion (sprocket holes only) following the punched title is under the photocell.			
4.27	NA	Check for proper alignment of the tape within the guides of the read station.			
4.28	NA	Raise the tape guide.			
4.29	NA	Adjust tape tension by rotating both reels manually until the tension arms (A on Illustration A) are located at the approximate center of their swing.			
4.30	NA	Replace plastic guard.			
4.31	TRMC	Press and release MANUAL ADVANCE TAPE pushbutton/lamp.			
4.32	NA	Observe that tape advances until the beginning of the punched area is reached.		· .	
ABC	DEF		PAGES	NUMBER A-	

Figure 7-6. Memory Loader Automatic Checks (Sheet 3)




Figure 7-6. Memory Loader Automatic Checks (Sheet 4)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT	10,
Step	Panel	Operation	Normal Indication	l Hata
4.33	TRMC	Observe that tape word counter lamps indicate a count of one (20 only is lit).		
EXP	NA	Steps 4.34 through 4.46 substantiate that the error test, error reset, and invert error features are functioning properly.		
4,34	TRMC	Press and release AUTO/MANUAL pushbutton/lamp.		·
4.35	TRMC	Observe AUTO lamp.	Lit	
4.36	TRMC	Observe START lamp.	Lit	:
4.37	TRMC	Observe MANUAL lamp.	Not lit	
4.38	TRMC	Press and release ERROR DEVICES TEST pushbutton/lamp.	٠.	
4.39	MLDD	Observe PARITY, TAPE, and COMPARE ERRORS lamps.	Lit ·	
4.40	MLDD	` Press and release ERROR RESET pushbutton/lamp.		
4.41	MLDD	Observe PARITY, TAPE, and COMPARE ERRORS lamps.	Not lit	
4.42	TRMC	Press and release START pushbutton/lamp.		
4.43	NA	Observe that tape advances and stops.		
ARC	DEF		PAGES	NUMBER
		0		•

Figure 7-6. Memory Loader Automatic Checks (Sheet 5)

INTERNATIONAL BUSINESS MACHINES-					
UNIT	NAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
4.44	TRMC	Observe that tape word counter lamps indicate a count of four (2 ² only is lit).		·	
4345	MLDD	Observe INVERT ERROR lamp.	Lit		
4, 46	MLDD	Observe PARITY, TAPE, and COMPARE lamps.	Not lit		
EXP	NA	Steps 4.47 through 4.50 substantiate that parity error and tape error circuits are functioning properly.			
4.47	TRMC	Press and release START pushbutton/lamp.			
4,48	NA .	Observe that tape advances and stops			
4.49	MLDD	Observe TAPE-SE2 lamp.	Lit		
4.50	TRMC	Observe that tape word counter lamps indicate a count of 328 (2 ⁴ , 2 ³ , 2 ¹ only are lit).			
EXP	NA	Steps 4.51 through 4.84 substantiate that information can be correctly loaded into the central processor memory in the AUTO mode.			
4,51	TRMC	Press and release AUTO/MANUAL pushbutton/lamp.			
4.52	TRMC	Observe MANUAL lamp.	Lit		
ABC	DEFG		PAGES A	IUMBER	

Figure 7-6. Memory Loader Automatic Checks (Sheet 6)

4.54 TRMC OR 4.55 TRMC Pr VA 4.56 NA OR st 4.57 TRMC OR la (2 4.58 MLDD Pr Pu 4.59 MLDD OR 4.60 TRMC Pr Pu	Operation oserve AUTO lamp	Normal Indication	Data
4.53 TRMC OR 4.54 TRMC OR 4.55 TRMC Pr VA 4.56 NA OR 5th 4.57 TRMC OR 1a (2) 4.58 MLDD Pr Pu 4.59 MLDD OR 4.60 TRMC Pr Pu		•	Data
4.54 TRMC OR 4.55 TRMC Pr VA 4.56 NA OR st 4.57 TRMC OR la (2 4.58 MLDD Pr Pu 4.59 MLDD OR 4.60 TRMC Pr Pu	oserve AUTO lamp.		Data
4.55 TRMC Provided A 56 NA OR St. 4.57 TRMC OR C.	,	Not lit	
4 56 NA OI storm 1	bserve START lamp.	Not lit	
4.57 TRMC Of la (2) 4.58 MLDD Proput	ress and release MANUAL AD- ANCE TAPE pushbutton/lamp.		·
4.58 MLDD Proputed A.59 MLDD OF TRMC Proputed Pr	bserve that tape advances and ops.		
4.59 MLDD OI 4.60 TRMC Pr	bserve that tape word counter mps indicate a count of 33_8 4, 2^3 , 2^1 , and 2^0 only are lit).		
4.60 TRMC Pr	ress and release ERROR RESET ishbutton/lamp.		
pu	bserve TAPE-SE2 ERRORS lamp.	Not lit	
4.61 TRMC O	ress and release AUTO/MANUAL ishbutton/lamp.		
	bserve AUTO lamp	Lit	
4.62 TRMC O	bserve START lamp.	Lit	
463 TRMC O	bserve MANUAL lamp	Not lit	
	ress and release START ushbutton/lamp.		
	bserve that tape advances and tops		
	·	<i>,</i>	
ABCDEFGH	IJKLMNOPQRPAGE	PAGES I	NUMBER

Figure 7-6. Memory Loader Automatic Checks (Sheet 7)

INTERNATIONAL BUSINESS MACHINES-					
UNIT	NAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
4.66	TRMC	Observe that tape word counter lamps indicate a count of 235_8 (2 ⁷ , 2 ⁴ , 2 ³ , 2 ² , and 2 ⁰ only are lit).			
4.67	MLDD	Observe TAPE-SE2 lamp.	Lit		
4.68	TRMC	Press and release AUTO/MANUAL pushbutton/lamp.			
4.69	TRMC	Observe MANUAL lamp.	Lit		
4.70	TRMC	Observe AUTO lamp.	Not lit		
4.71	TRMC	Observe START lamp	Not lit		
4.72	TRMC	Press and release MANUAL AD- VANCE TAPE pushbutton/lamp.			
4.73	NA	Observe that tape advances and stops.			
4.74	TRMC	Observe that tape word counter lamps indicate a count of 2368 (2 ⁷ , 2 ⁴ , 2 ³ , 2 ² , and 2 ¹ only are lit).			
ABC	DEF	HIJKLMNOPQRPAGE	1 1	NUMBER	
		<u> </u>	7-6	8/	

Figure 7-6. Memory Loader Automatic Checks (Sheet 8)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	IAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
4.75	MLDD	Press and release ERROR RESET pushbutton/lamp.		
4.76	MLDD	Observe TAPE-SE2 ERRORS lamp.	Not lit	
4.77	TRMC	Press and release AUTO/MANUAL pushbutton/lamp.		
4.78	TRMC	Observe AUTO lamp.	Lit	
4.79	TRMC	Observe START lamp.	Lit	
4.80	TRMC	Observe MANUAL lamp.	Not lit	
4. 81	TRMC	Press and release START push- button/lamp.		
4. 82	NA	Observe that tape advances and stops.		
4.83	TRMC	Observe that tape word counter lamps indicate a count of 4378 (2 ⁸ , 2 ⁴ , 2 ³ , 2 ² , 2 ¹ , and 2 ⁰ only are lit).		
4.84	MLDD	Observe TAPE-SE2 lamp.	Lit	
EXP	NA	Steps 4.85 through 4.137 substantiate that the compare error circuits are functioning properly.		
4. 85	TRMC	Press and release AUTO/MANUAL pushbutton/lamp.	·	
4.86	TRMC	Observe MANUAL lamp.	Lit	
4.87	TRMC	Observe AUTO lamp.	Not lit	
4.88	TRMC	Observe START lamp.	Not lit	
ABC	DEF	BHIJKLMNOPQRPAGE OF	ŧ :	NUMBER

Figure 7-6. Memory Loader Automatic Checks (Sheet 9)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
4.89	TRMC	Press and release MANUAL AD- VANCE TAPE pushbutton/lamp.		
4.90	NA	Observe that tape advances and stops		
4.91		Observe that tape word counter lamps indicate a count of 440_8 (2^8 and 2^5 only are lit).		
4. 92	MLDD	Press and release ERROR RESET pushbutton/lamp.		
4.93	MLDD	Observe TAPE-SE2 ERRORS lamp	Not lit	
4.94	TRMC	Press and release AUTO/MANUAL pushbutton/lamp.		
4.95	TRMC	Observe AUTO lamp.	Lit	
4.96	TRMC	Observe START lamp.	Lit	
4.97	TRMC	Observe MANUAL lamp.	Not lit	
4. 98	TRMC	Press and release START pushbutton/lamp.		
4. 99	NA	Observe that tape advances and stops		
4. 100	TRMC	Observe that tape word counter lamps indicate a count of 4418 (28, 25, and 20 only are lit).		,
4. 101	MLDD	Observe COMPARE-TRS and SERIAL lamps.	Lit	
4, 102	MLDD	Press and release ERROR RESET pushbutton		
4. 103	MLDD	Observe COMPARE-TRS and SERIAL lamps.	Not lit	
ABC	DEF		PAGES A-	IUMBER

Figure 7-6. Memory Loader Automatic Checks (Sheet 10)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: UNIT NO.				
Step	Panel	Operation	Normal Indication	Data
4 104	TRMC	Press and release START push- button/lamp.	•	
4. 105	NA	Observe that tape advances and stops	•	
4.106	TRMC	Observe tape word counter lamps indicate a count of 6128 (2^8 , 2^7 , 2^3 , and 2^1 only are lit)		
4. 107	MLDD	Observe COMPARE-AI3, SERIAL, and BR14 lamps.	Lit	
4.108	MLDD	Press and release ERROR RESET pushbutton.		
4.109	MLDD	Observe COMPARE-AI3, SERIAL, and BR14 lamps.	Not lit	
4.110	TRMC	Press and release START pushbutton/lamp.		
4.111	NA	Observe that tape advances and stops		
4. 112	TRMC	Observe that tape word counter lamps indicate a count of $613 (2^8, 2^7, 2^3, 2^1, and 2^0$ only are lit).		
4. 113	MLDD	Observe COMPARE-AI3, SERIAL, and BR14 lamps.	Lit .	
4.114	MLDD	Press and release ERROR RESET pushbutton/lamp.		
4.115	MLDD	Observe COMPARE-AI3, SERIAL, and BR14 lamps.	Not lit	
4.116	TRMC	Press and release START pushbutton/lamp.		
4.117	NA	Observe that tape advances and stops		
ABC	DEF	HIJKLMNOPQRPAGE	1 1	NUMBER
			× Δ-	

Figure 7-6. Memory Loader Automatic Checks (Sheet 11)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: UNIT NO.				
Step	Panel	Operation	Normal Indication	Data
4,118	TRMC	Observe that tape word counter lamps indicate a count of 616g 28, 27, 23, 22, and 21 only are lit).		
4. 119	MLDD	Observe COMPARE-HOPC1, SSMSC, and SSMBR lamps.	Lit	
4.120	MLDD	Press and release ERROR RESET pushbutton.		·
4.121	MLDD	Observe COMPARE-HOPC1, SSMSC, and SSMBR lamps.	Not lit	
4.122	TRMC	Press and release START pushbutton/lamp.	•	
4. 123	NA	Observe that tape advances and stops		
4.124	TRMC	Observe that tape word counter lamps indicate a count of 643_8 (2^8 , 2^7 , 2^5 , 2^1 , and 2^0 only are lit).		
4. 125	MLDD	Observe COMPARE-TRS, SSMSC, and SSMBR lamps.	Lit	
4. 126	MLDD	Press and release ERROR RESET pushbutton.		
4. 127	MLDD	Observe COMPARE-TRS, SSMSC, and SSMBR lamps.	Not lit	
4. 128	TRMC	Press and release START push- button/lamp.		
4. 129	NA.	Observe that tape advances and stops		
4.130	ТКМС	Observe that tape word counter lamps indicate a count of 743 ₈ (2 ⁸ , 2 ⁷ , 2 ⁶ , 2 ⁵ , 2 ¹ , and 2 ⁰ only are lit).		
ABC	DEF	SHIJKLMNOPQRPAGE	PAGES A-	NUMBER

Figure 7-6. Memory Loader Automatic Checks (Sheet 12)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: UNIT NO.				
Step	Panel	· Operation	Normal Indication	Data
4, 131	MLDD	Observe COMPARE-OAC and SSMBR lamps.	Lìt	
4. 132	MLDD	Press and release ERROR RESET pushbutton.		
4. 133	MLDD	Observe COMPARE-OAC and SSMBR lamps.	Not lit ·	
4.134	TRMC	Press and release START pushbutton/lamp.		
4. 135	NA .	Observe that tape advances and stops		
4.136	TRMC	Observe that tape word counter lamps indicate a count of 744_8 (2^8 , 2^7 , 2^6 , 2^5 , and 2^2 lamps).		
4.137	TRMC	Observe TAPE-SE2 ERRORS lamp.	Lit .	
EXP	NA	Steps 4.138 through 4.158 substantiat that the verify only and automatic rewind features are functioning properly		
4.138	TRMC	Press and release AUTO/MANUAL pushbutton/lamp.		·
4. 139	TRMC	Observe MANUAL lamp.	Lit	
4, 140	TRMC	Observe AUTO lamp.	Not lit	
4.141	TRMC	Observe START lamp.	Not lit	-
4.142	TRMC	Press and release MANUAL AD- VANCE TAPE pushbutton/lamp.		
4, 143	NA	Observe that tape advances and stops.		
ABC	DEF	BHIJKLMNOPQRPAGE	PAGES N	NUMBER
			F A-	

Figure 7-6. Memory Loader Automatic Checks (Sheet 13)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: UNIT NO.				
Step	Panel	Operation	Normal Indication	Data
4.144	TRMC	Observe that tape word counter lamps indicate a count of 7458 (28, 27, 26, 25, 22, and 20 only are lit).		
4.145	MLDD	Press and release ERROR RESET pushbutton/lamp.		
4. 146	MLDD	Observe TAPE-SE2 ERRORS lamp.	Not lit	
4 147	TRMC	Press and release AUTO MANUAL pushbutton lamp.		
4.148	TRMC	Observe AUTO lamp.	Lit	
4.149	TRMC	Observe START lamp.	Lit	
4. 150	TRMC	Observe MANUAL lamp.	Not lit	
4. 151	TRMC	Press and release VERIFY ONLY pushbutton/lamp.		
4. 152	TRMC	Observe VERIFY ONLY lamp.	Lit	
4. 153	TRMC	Press and release START push- button/lamp.	·	
4.154	NA.	Observe that tape advances to the end of the punched area. Tape then rewinds back to the beginning of the punched area.		
4. 155	TRMC	Observe that tape word counter lamps indicate a count of 754 ₈ (2 ⁸ , 2 ⁷ , 2 ⁶ , 2 ⁵ , 2 ³ , and 2 ² only are lit)		
4. 156	TRMC	Observe REVERSE lamp.	Lit	
4. 157	TRMC	Observe FORWARD lamp.	Not lit	
4. 158	MLDD	Observe PARITY, TAPE, and COM-PARE lamps.	Not lit	
ABC	DEF	HIJKLMNOPQRPAGE	1 1	NUMBER
			F A-	

Figure 7-6. Memory Loader Automatic Checks (Sheet 14)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: UNIT NO.				
Step	Panel	Operation	Normal Indication	Data
EXP.	NA	Steps 5.1 through 5.20 substantiate that pushbutton/lamps and switches which affect the memory loader are in the correct configuration.		
5.1	TRMC	Observe AUTO lamp (press and release if lit).	Not lit	
5.2	TRMC	Observe MANUAL lamp.	Lit	<u></u>
5.3	TRMC	Observe DD lamp (press and release if lit).	Not lit	
5.4	TRMC	Observe ML lamp.	Lit	
5,5	TRMC	Observe FREE RUN SS lamp (press and release if lit).	Not lit	;
5.6	TRMC	Observe ADV CTR lamp (press and release if lit).	Not lit	
5.7	TRMC	Observe SEL ADR lamp.	Lit	
5.8	TRMC	Observe SELF CHECK lamp (press	Lit	
5.9	TRMC	Observe ADR 1 through ADR 5 lamps (press and release if lit).	Not lit	
5.10	MLDD	Observe PARITY, TAPE, and COMPARE lamps (press and release ERROR RESET pushbutton if lit).	Not lit	
5:11	MLDD	Observe REPEAT lamp.	Not lit	
				·
ABC	DEF	GHIJKLMNOPQRPAGE	PAGES	NUMBER
)F Λ-	

Figure 7-7. Memory Loader Manual Checks (Sheet 1 of 20)

Step Panel Operation Normal Indication 5.12 MLDD Observe REPEAT lamp. Lit 5.13 MLDD Press and release COMMAND DIS-PLAY RESET and COMPTR DISPLAY RESET pushbuttons. 5.14 MLDD Observe COMMAND and COMPUTER MODULE-0 lamps (INSTRUCTION ADDRESS area). 5.15 MLDD Observe COMMAND and COMPUTER SYL-0 lamps (INSTRUCTION ADDRESS area). 5.16 MLDD Observe COMMAND and COMPUTER MODULE-0 lamps (DATA ADDRESS area). 5.17 MLDD Observe COMMAND PARITY BIT-SYL 0 and SYL 1 lamps (DATA area). 5.18 MLDD Observe all other COMMAND and COMPUTER Lit COMPUTER lamps. 5.19 MLDD Observe SERIALIZER-PARITY BIT Lit lamp. 5.20 MLDD Verify that DISPLAY SELECT switch is set to TRS. EXP. NA Steps 5.21 through 5.170 substantiate that different combinations of data bits can be manually loaded into the tape reader register, compared on correctly, and displayed. NOTE Each time an INSTRUCTION ADDRESS, DATA ADDRESS,	INTERNATIONAL BUSINESS MACHINES-				
5.12 MLDD Observe REPEAT lamp. 5.13 MLDD Press and release COMMAND DIS-PLAY RESET and COMPTR DISPLAY RESET pushbuttons. 5.14 MLDD Observe COMMAND and COMPUTER MODULE-0 lamps (INSTRUCTION ADDRESS area). 5.15 MLDD Observe COMMAND and COMPUTER SYL-0 lamps (INSTRUCTION ADDRESS area). 5.16 MLDD Observe COMMAND and COMPUTER MODULE-0 lamps (DATA ADDRESS area). 5.17 MLDD Observe COMMAND PARITY BITSYL 0 and SYL 1 lamps (DATA area). 5.18 MLDD Observe COMMAND PARITY BITSYL 0 and SYL 1 lamps (DATA area). 5.19 MLDD Observe all other COMMAND and COMPUTER lamps. 5.19 MLDD Observe SERIALIZER-PARITY BIT lamp. 5.20 MLDD Verify that DISPLAY SELECT switch is set to TRS. EXP. NA Steps 5.21 through 5.170 substantiate that different combinations of data bits can be manually loaded into the tape reader register, compared on correctly, and displayed. NOTE Each time an INSTRUCTION ADDRESS, DATA ADDRESS, DATA ADDRESS,	ANNIT ALAMA				
5.13 MLDD Press and release COMMAND DIS-PLAY RESET and COMPTR DISPLAY RESET pushbuttons. 5.14 MLDD Observe COMMAND and COMPUTER MODULE-0 lamps (INSTRUCTION ADDRESS area). 5.15 MLDD Observe COMMAND and COMPUTER SYL-0 lamps (INSTRUCTION ADDRESS area). 5.16 MLDD Observe COMMAND and COMPUTER MODULE-0 lamps (DATA ADDRESS area). 5.17 MLDD Observe COMMAND PARITY BIT-SYL 0 and SYL 1 lamps (DATA area). 5.18 MLDD Observe all other COMMAND and COMPUTER lamps. 5.19 MLDD Observe SERIALIZER-PARITY BIT Lit lamp. 5.20 MLDD Verify that DISPLAY SELECT switch is set to TRS. EXP. NA Steps 5.21 through 5.170 substantiate that different combinations of data bits can be manually loaded into the tape reader register, compared on correctly, and displayed. NOTE Each time an INSTRUCTION ADDRESS, DATA ADDRESS,	Step	Panel	Operation		Data
PLAY RESET and COMPTR DISPLAY RESET pushbuttons. 5.14 MLDD Observe COMMAND and COMPUTER MODULE-0 lamps (INSTRUCTION ADDRESS area) 5.15 MLDD Observe COMMAND and COMPUTER SYL-0 lamps (INSTRUCTION ADDRESS area). 5.16 MLDD Observe COMMAND and COMPUTER MODULE-0 lamps (DATA ADDRESS area). 5.17 MLDD Observe COMMAND PARITY BITSYL 0 and SYL 1 lamps (DATA area). 5.18 MLDD Observe all other COMMAND and COMPUTER lamps. 5.19 MLDD Observe SERIALIZER-PARITY BIT lamp. 5.20 MLDD Verify that DISPLAY SELECT switch is set to TRS. EXP. NA Steps 5.21 through 5.170 substantiate that different combinations of data bits can be manually loaded into the tape reader register, compared on correctly, and displayed. NOTE Each time an INSTRUCTION ADDRESS,	5.12	MLDD	Observe REPEAT lamp,	Lit	
MODULE-0 lamps (INSTRUCTION ADDRESS area) 5.15 MLDD Observe COMMAND and COMPUTER SYL-0 lamps (INSTRUCTION ADDRESS area). 5.16 MLDD Observe COMMAND and COMPUTER MODULE-0 lamps (DATA ADDRESS area). 5.17 MLDD Observe COMMAND PARITY BITSYL 0 and SYL 1 lamps (DATA area). 5.18 MLDD Observe all other COMMAND and COMPUTER lamps. 5.19 MLDD Observe SERIALIZER-PARITY BIT lamp. 5.20 MLDD Verify that DISPLAY SELECT switch is set to TRS. EXP. NA Steps 5.21 through 5.170 substantiate that different combinations of data bits can be manually loaded into the tape reader register, compared on correctly, and displayed. NOTE Each time an INSTRUCTION ADDRESS,	5.13	MLDD	PLAY RESET and COMPTR DISPLAY	·	
SYL-0 lamps (INSTRUCTION ADDRESS area). 5.16 MLDD Observe COMMAND and COMPUTER MODULE-0 lamps (DATA ADDRESS area). 5.17 MLDD Observe COMMAND PARITY BIT-SYL 0 and SYL 1 lamps (DATA area). 5.18 MLDD Observe all other COMMAND and COMPUTER lamps. 5.19 MLDD Observe SERIALIZER-PARITY BIT lamp. 5.20 MLDD Verify that DISPLAY SELECT switch is set to TRS. EXP. NA Steps 5.21 through 5.170 substantiate that different combinations of data bits can be manually loaded into the tape reader register, compared on correctly, and displayed. NOTE Each time an INSTRUCTION ADDRESS, DATA ADDRESS,	5,14	MLDD	MODULE-0 lamps (INSTRUCTION	Lit	
MODULE-0 lamps (DATA ADDRESS area). 5.17 MLDD Observe COMMAND PARITY BIT-SYL 0 and SYL 1 lamps (DATA area). 5.18 MLDD Observe all other COMMAND and COMPUTER lamps. 5.19 MLDD Observe SERIALIZER-PARITY BIT lamp. 5.20 MLDD Verify that DISPLAY SELECT switch is set to TRS. EXP. NA Steps 5 21 through 5 170 substantiate that different combinations of data bits can be manually loaded into the tape reader register, compared on correctly, and displayed. NOTE Each time an INSTRUCTION ADDRESS, DATA ADDRESS,	5.15	MLDD	SYL-0 lamps (INSTRUCTION AD-	Lit	
SYL 0 and SYL 1 lamps (DATA area). 5.18 MLDD Observe all other COMMAND and COMPUTER lamps. 5.19 MLDD Observe SERIALIZER-PARITY BIT lamp. 5.20 MLDD Verify that DISPLAY SELECT switch is set to TRS. EXP. NA Steps 5.21 through 5.170 substantiate that different combinations of data bits can be manually loaded into the tape reader register, compared on correctly, and displayed. NOTE Each time an INSTRUCTION ADDRESS, DATA ADDRESS,	5.16	MLDD	MODULE-0 lamps (DATA ADDRESS	Lit	
COMPUTER lamps. 5.19 MLDD Observe SERIALIZER-PARITY BIT lamp. 5.20 MLDD Verify that DISPLAY SELECT switch is set to TRS. EXP. NA Steps 5.21 through 5.170 substantiate that different combinations of data bits can be manually loaded into the tape reader register, compared on correctly, and displayed. NOTE Each time an INSTRUCTION ADDRESS, DATA ADDRESS,	5.17	MLDD		Lit	
1 lamp. 5.20 MLDD Verify that DISPLAY SELECT switch is set to TRS. EXP. NA Steps 5.21 through 5.170 substantiate that different combinations of data bits can be manually loaded into the tape reader register, compared on correctly, and displayed. NOTE Each time an INSTRUCTION ADDRESS, DATA ADDRESS,	5:1 8	MLDD	· ·	Not lit	
is set to TRS. Steps 5 21 through 5 170 substantiate that different combinations of data bits can be manually loaded into the tape reader register, compared on correctly, and displayed. NOTE Each time an INSTRUCTION ADDRESS, DATA ADDRESS,	5.19	MLDD		Lit	
that different combinations of data bits can be manually loaded into the tape reader register, compared on correctly, and displayed NOTE Each time an INSTRUCTION ADDRESS, DATA ADDRESS,	5.20	MLDD			
Each time an INSTRUCTION ADDRESS, DATA ADDRESS,	EXP.	NA .	that different combinations of data bits can be manually loaded into the tape reader register, compared on		
ADDRESS, DATA ADDRESS,		1.	NOTE	·	
AIRICIDIS IS OUT TIVI MINICIPIDI PAGE OF PAGES MINIS					
A-PICIDIE PICIATI I JIKI CIMINIO PICINI PAGE OF PAGES A-NOMB	ADC	DEFG	HIJKLMNOPORPAGE OF	PAGES N	UMBER

Figure 7-7. Memory Loader Manual Checks (Sheet 2)

INIT	AME:		UNIT NO	
Step	Panel	Operation	Normal Indication	Data
		NOTE (cont.)		
		DATA, or TAPE ADDRESS pushbutton is pressed, the TAPE TRCP lamp (MLDD panel) lights and goes out when the pushbutton is released.	**	
5.21	MLDD	Press and release OP4, OP3, OP2, OP1, OA3, SIGN and 1 through 12 pushbutton/lamps.		
5,22	MLDD	Observe COMMAND-OP4, OP3, OP2, OP1, OA3, SIGN, and 1 through 12 lamps.	Lit	
5.23	MLDD	Observe COMMAND PARITY BIT- SYL 0 lamp (DATA area).	Lit	
5.24	MLDD	Observe COMMAND PARITY BIT- SYL 1 lamp (DATA area)	Not lit	
5.25	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	
5.26	MLDD	Press and release ADDRESS COM- PTR pushbuttons.		
5.27	MLDD	Observe COMPUTER-OP4, OP3, OP2, OP1, OA3, SIGN, and 1 through 12 lamps.	Lit	
5.28	MLDD	Observe COMPUTER PARITY BIT- BR SYL 0 lamp (DATA area).	Lit	
5,29	MLDD	Observe COMPUTER PARITY BIT- BR SYL 1 lamp (DATA area).	Not lit	
5.30	MLDD	Observe PARITY, TAPE, and COM-PARE lamps.	Not lit	

Figure 7-7. Memory Loader Manual Checks (Sheet 3)

UNIT N	IAME:		UNIT NO	
Step	Panel	Operation	Normal Indication	Data
5.31	MLDD	Press and release SIGN and 1 through 12 pushbutton/lamps.		
5.32	MLDD	Observe COMMAND-SIGN and 1 through 12 lamps	Not lit	<u> </u>
5,33	MLDD	Observe COMMAND PARITY BIT- SYL 1 lamp (DATA area).	Lit	
5.34	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Not lit	
5.35	MLDD	Press and release COMPTR DIS- PLAY RESET pushbuttons.		<u> </u>
5.36	MLDD	Observe COMPUTER-OP4, OP3, OP2, OP1, OA3, SIGN, and 1 through 12 lamps.	Not lit	
5.37	MLDD	Observe COMPUTER PARITY BIT- BR SYL 0 lamp (DATA area).	Not lit	
5.38	MLDD	Press and release OA1 and 13 through 25 pushbutton/lamps.		
5,39	MLDD	Observe COMMAND-OA1 and 13 through 25 lamps.	Lit	
5,40	MLDD	Observe COMMAND PARITY BIT- SYL 0 lamp (DATA area).	Not lit	
5,41	MLDD	Observe COMMAND PARITY BIT- SYL 1 lamp (DATA area).	Lit	
5.42	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Not lit	
5.43	MLDD	Press and release ADDRESS COM- PTR pushbuttons.	·	
ABC	DEFG	HIJKLMNOPQRPAGE OF	PAGES N	UMBER

Figure 7-7. Memory Loader Manual Checks (Sheet 4)

Step Panel Operation Normal Indication Data 5.44 MLDD Observe COMPUTER-OP4, OP3, OP2 OP1, OA3, OA1, and 13 through 25 lamps. 5.45 MLDD Observe COMPUTER PARITY BITBR SYL 0 lamp (DATA area). 5.46 MLDD Observe COMPUTER PARITY BITBR SYL 1 lamp (DATA area). 5.47 MLDD Observe PARITY, TAPE, and COMPARE lamps. 5.48 MLDD Press and release OA1 and 13 through 25 pushbutton/lamps. 5.49 MLDD Observe COMMAND-OA1 and 13 through 25 pushbutton/lamps. 5.50 MLDD Observe COMMAND PARITY BITSYL 0 lamp (DATA area). 5.51 MLDD Observe SERIALIZER-PARITY BIT lamp. 5.52 MLDD Press and release COMPTR DISPLAY RESET pushbuttons. 5.53 MLDD Observe COMPUTER-OP4, OP3, OP2, OP1, OA3, OA1, and 13 through 25 lamps. 5.54 MLDD Observe COMPUTER PARITY BITBR SYL 1 lamp (DATA area). 5.55 MLDD Observe COMPUTER PARITY BITBR SYL 1 lamp (DATA area). 5.55 MLDD Press and release COA2, SIGN, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 pushbutton/lamps. ABBG DEF SHIIJKLMNOPQR PAGE OF PAGES NUMBER	INTERNATIONAL BUSINESS MACHINES-					
5.44 MLDD Observe COMPUTER-OP4, OP3, OP2 OP1, OA3, OA1, and 13 through 25 lamps 5.45 MLDD Observe COMPUTER PARITY BITBR SYL 0 lamp (DATA area). 5.46 MLDD Observe COMPUTER PARITY BITBR SYL 1 lamp (DATA area). 5.47 MLDD Observe PARITY, TAPE, and COMPARE lamps. 5.48 MLDD Press and release OA1 and 13 through 25 pushbutton/lamps. 5.49 MLDD Observe COMMAND-OA1 and 13 through 25 lamps. 5.50 MLDD Observe COMMAND PARITY BITSYL 0 lamp (DATA area). 5.51 MLDD Observe SERIALIZER-PARITY BIT lamp. 5.52 MLDD Observe COMPUTER OP3, OP3, OP2, OP1, OA3, OA1, and 13 through 25 lamps. 5.54 MLDD Observe COMPUTER PARITY BITBR SYL 1 lamp (DATA area). 6.55 MLDD Observe COMPUTER PARITY BITBR SYL 1 lamp (DATA area). 6.55 MLDD Observe COMPUTER PARITY BITBR SYL 1 lamp (DATA area). 6.55 MLDD Observe COMPUTER PARITY BITBR SYL 1 lamp (DATA area). 6.55 MLDD Press and release OA2, SIGN, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 pushbutton/lamps.	UNIT N	IAME :		UNIT NO.		
OP1, OA3, OA1, and 13 through 25 lamps. 5.45 MLDD Observe COMPUTER PARITY BITBR SYL 0 lamp (DATA area). 5.46 MLDD Observe COMPUTER PARITY BITBR SYL 1 lamp (DATA area). 5.47 MLDD Observe PARITY, TAPE, and COMPARE lamps. 5.48 MLDD Press and release OA1 and 13 through 25 pushbutton/lamps. 5.49 MLDD Observe COMMAND-OA1 and 13 Not litthrough 25 lamps. 5.50 MLDD Observe COMMAND PARITY BITSYL 0 lamp (DATA area). 5.51 MLDD Observe SERIALIZER-PARITY BIT lamp. 5.52 MLDD Press and release COMPTR DISPLAY RESET pushbuttons. 5.53 MLDD Observe COMPUTER-OP4, OP3, OP2, OP1, OA3, OA1, and 13 through 25 lamps. 5.54 MLDD Observe COMPUTER PARITY BITBR SYL 1 lamp (DATA area). 5.55 MLDD Press and release OA2, SIGN, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 pushbutton/lamps.	Step	Panel	Operation		Data`	
BR SYL 0 lamp (DATA area). 5.46 MLDD Observe COMPUTER PARITY BITBR SYL 1 lamp (DATA area). 5.47 MLDD Observe PARITY, TAPE, and COMPARE lamps. 5.48 MLDD Press and release OA1 and 13 through 25 pushbutton/lamps. 5.49 MLDD Observe COMMAND-OA1 and 13 through 25 lamps. 5.50 MLDD Observe COMMAND PARITY BITSYL 0 lamp (DATA area). 5.51 MLDD Observe SERIALIZER-PARITY BIT lamp. 5.52 MLDD Press and release COMPTR DISPLAY RESET pushbuttons. 5.53 MLDD Observe COMPUTER-OP4, OP3, OP2, OP1, OA3, OA1, and 13 through 25 lamps. 5.54 MLDD Observe COMPUTER PARITY BITBR SYL 1 lamp (DATA area). 5.55 MLDD Observe COMPUTER PARITY BITBR SYL 1 lamp (DATA area). 5.56 MLDD Press and release OA2, SIGN, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 pushbutton/lamps.	5.44	MLDD	OP1, OA3, OA1, and 13 through 25	Lit		
BR SYL 1 lamp (DATA area). 5.47 MLDD Observe PARITY, TAPE, and COM-PARE lamps. 5.48 MLDD Press and release OA1 and 13 through 25 pushbutton/lamps. 5.49 MLDD Observe COMMAND-OA1 and 13 through 25 lamps. 5.50 MLDD Observe COMMAND PARITY BIT-SYL 0 lamp (DATA area). 5.51 MLDD Observe SERIALIZER-PARITY BIT lamp. 5.52 MLDD Press and release COMPTR DIS-PLAY RESET pushbuttons. 5.53 MLDD Observe COMPUTER-OP4, OP3, OP2, OP1, OA3, OA1, and 13 through 25 lamps. 5.54 MLDD Observe COMPUTER PARITY BIT-BR SYL 1 lamp (DATA area). 5.55 MLDD Press and release OA2, SIGN, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 pushbutton/lamps.	5.45	MLDD	1	Not lit	· · · · · ·	
PARE lamps. 5.48 MLDD Press and release OA1 and 13 through 25 pushbutton/lamps. 5.49 MLDD Observe COMMAND-OA1 and 13 through 25 lamps. 5.50 MLDD Observe COMMAND PARITY BIT-SYL 0 lamp (DATA area). 5.51 MLDD Observe SERIALIZER-PARITY BIT lamp. 5.52 MLDD Press and release COMPTR DIS-PLAY RESET pushbuttons. 5.53 MLDD Observe COMPUTER-OP4, OP3, OP2, OP1, OA3, OA1, and 13 through 25 lamps. 5.54 MLDD Observe COMPUTER PARITY BITBR SYL 1 lamp (DATA area). 5.55 MLDD Press and release OA2, SIGN, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 pushbutton/lamps.	5.46	MLDD	4	Lit		
25 pushbutton/lamps. 5.49 MLDD Observe COMMAND-OA1 and 13 through 25 lamps. 5.50 MLDD Observe COMMAND PARITY BIT-SYL 0 lamp (DATA area). 5.51 MLDD Observe SERIALIZER-PARITY BIT lamp. 5.52 MLDD Press and release COMPTR DIS-PLAY RESET pushbuttons. 5.53 MLDD Observe COMPUTER-OP4, OP3, OP2, OP1, OA3, OA1, and 13 through 25 lamps. 5.54 MLDD Observe COMPUTER PARITY BIT-BR SYL 1 lamp (DATA area). 5.55 MLDD Press and release OA2, SIGN, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 pushbutton/lamps.	5,47	MLDD		Not lit		
through 25 lamps. 5.50 MLDD Observe COMMAND PARITY BIT-SYL 0 lamp (DATA area). 5.51 MLDD Observe SERIALIZER-PARITY BIT lamp. 5.52 MLDD Press and release COMPTR DIS-PLAY RESET pushbuttons. 5.53 MLDD Observe COMPUTER-OP4, OP3, OP2, OP1, OA3, OA1, and 13 through 25 lamps. 5.54 MLDD Observe COMPUTER PARITY BIT-BR SYL 1 lamp (DATA area). 5.55 MLDD Press and release OA2, SIGN, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 pushbutton/lamps.	5.48	MLDD				
SYL 0 lamp (DATA area). 5.51 MLDD Observe SERIALIZER-PARITY BIT lamp. 5.52 MLDD Press and release COMPTR DIS-PLAY RESET pushbuttons. 5.53 MLDD Observe COMPUTER-OP4, OP3, OP2, OP1, OA3, OA1, and 13 through 25 lamps. 5.54 MLDD Observe COMPUTER PARITY BIT-BR SYL 1 lamp (DATA area). 5.55 MLDD Press and release OA2, SIGN, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 pushbutton/lamps.	5.49	MLDD		Not lit		
lamp. 5 52 MLDD Press and release COMPTR DIS-PLAY RESET pushbuttons. 5 53 MLDD Observe COMPUTER-OP4, OP3, OP2, OP1, OA3, OA1, and 13 through 25 lamps. 5 54 MLDD Observe COMPUTER PARITY BIT-BR SYL 1 lamp (DATA area). 5 55 MLDD Press and release OA2, SIGN, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 pushbutton/lamps.	5,50	MLDD		Lit		
PLAY RESET pushbuttons. 5.53 MLDD Observe COMPUTER-OP4, OP3, OP2, OP1, OA3, OA1, and 13 through 25 lamps. 5.54 MLDD Observe COMPUTER PARITY BITBR SYL 1 lamp (DATA area). 5.55 MLDD Press and release OA2, SIGN, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 pushbutton/lamps.	5.51	MLDD		Not lit		
OP2, OP1, OA3, OA1, and 13 through 25 lamps. 5.54 MLDD Observe COMPUTER PARITY BIT-BR SYL 1 lamp (DATA area). 5.55 MLDD Press and release OA2, SIGN, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 pushbutton/lamps.	5 52	MLDD .				
BR SYL 1 lamp (DATA area). 5,55 MLDD Press and release OA2, SIGN, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 pushbutton/lamps.	5.53	MLDD	OP2, OP1, OA3, OA1, and 13	Not lit		
6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 pushbutton/lamps.	5,54	MLDD	The state of the s	Not lit		
ABCDEFGHIJKLMNOPORPAGE OF PAGES NUMBER	5,55	MLDD	6, 8, 10, 12, 14, 16, 18, 20, 22,	·		
	ABC	DEFE	HIJKLM NOP QR PAGE OF	PAGES N	UMBER	

Figure 7-7. Memory Loader Manual Checks (Sheet 5)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	IAME:		UNIT NO.	
Step	Panel .	Operation	Normal Indication	Data
5,56	MLDD	Observe COMMAND-OA2, SIGN, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 lamps.	Lit	
5,57	MLDD	Observe COMMAND PARITY BIT- SYL 0 lamp (DATA area).	Lit	·
5.58	MLDD	Observe COMMAND PARITY BIT- SYL 1 lamp (DATA area).	Not lit	· 、
5 ,59	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Not lit	
5.60	MLDD	Press and release ADDRESS COM- PTR pushbuttons,		
5.61	MLDD	Observe COMPUTER-OP4, OP3, OP2, OP1, OA3, OA2, SIGN, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 lamps.	Lit	
5.62	MLDD	Observe COMPUTER PARITY BIT- BR SYL 0 lamp (DATA area).	Lit	
5.63	MLDD	Observe COMPUTER PARITY BIT- BR SYL 1 lamp (DATA area).	Not lit	
5 64	MLDD	Observe PARITY, TAPE, and COM-PARE lamps.	Not lit	
5 65	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DISPLAY RESET pushbuttons.		
5 ,66	MLDD	Observe COMMAND and COMPUTER-OP4, OP3, OP2, OP1, OA3, OA2, SIGN, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 lamps.	Not lit	
Albic	DEFA	HIJKLMNOPQRPAGE OF	PAGES N	JMBER
	-1-1-1-		A-	

Figure 7-7. Memory Loader Manual Checks (Sheet 6)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	IAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
5.67	MLDD	Observe COMPUTER PARITY BIT- BR SYL 0 lamp (DATA area).	Not lit	(X)
5.68	MLDD	Observe COMMAND PARITY BIT- SYL 1 lamp (DATA area)	Lit	
5.69	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	
5.70	MLDD	Press and release OP4, OP3, OP2, OP1, OA3, OA2, OA1, 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, and 25 pushbutton/lamps.		
5.71	MLDD	Observe COMMAND-OP4, OP3, OP2, OP1, OA3, OA2, OA1, 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, and 25 lamps	Lit	
5.72	MLDD	Observe COMMAND PARITY BIT- SYL 0 lamp (DATA area).	Not lit	
5,73	MLDD	Observe COMMAND PARITY BIT- SYL 1 lamp (DATA area).	Lit	,
5,74	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	
5.75	MLDD	Press and release ADDRESS COM- PTR pushbuttons.		
5 76	MLDD	Observe COMPUTER-OP4, OP3, OP2, OP1, OA3, OA2, OA1, 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, and 25 lamps	Lit	
5.77		(This step deleted.)		
				la
AIDIC	DEPP	HIJKLMNOPORPAGEOF	PAGES A-	MBER

Figure 7-7. Memory Loader Manual Checks (Sheet 7)

INTERNATIONAL BUSINESS MACHINES-					
UNIT	NAME:		UNIT NO	•	
Step	Panel	Operation	· Normal Indication	Data	
5.78	MLDD	Observe COMPUTER PARITY BIT- BR SYL 1 lamp (DATA area)	Lit		
5.79	MLDD	Observe PARITY, TAPE, and COM-PARE lamps.	Not lit		
5.80	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DISPLAY RESET pushbuttons.			
5.81	MLDD	Observe COMMAND and COMPUTER- OP4, OP3, OP2, OP1, OA3, OA2, OA1, 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, and 25 lamps	Not lit		
5 ,8 2	MLDD	Observe COMPUTER PARITY BIT- BR SYL 0 lamp (DATA area)	Not lit		
5.83	MLDD	Observe COMMAND PARITY BIT- SYL 1 lamp (DATA area).	Lit		
5,84	MLDD	Press and release OP4, OP3, OP2, OP1, OA4, SIGN, 1 through 5, and 19 through 25 pushbutton/lamps			
5. 85	MLDD	Observe COMMAND-OP4, OP3, OP2, OP1, OA4, SIGN, 1 through 5, and 19 through 25 lamps.	Lit		
5.86	MLDD	Observe COMMAND PARITY BIT- SYL 0 lamp (DATA area).	Not lit		
5 .87	MLDD	Observe COMMAND PARITY BIT- SYL 1 lamp (DATA area).	Lit		
5.88	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit		
5 ,89	MLDD	Press and release ADDRESS COM- PTR pushbuttons.			
ABIC	DEF	HIJKLMNOPORPASEOF	PAGES A- N	UMBER	

Figure 7-7. Memory Loader Manual Checks (Sheet 8)

	AME:		UNIT NO)
Step	Panel	Operation	Normal Indication	Data
5.90	MLDD	Observe COMPUTER-OP4, OP3, OP2, OP1, OA4, SIGN, 1 through 5, and 19 through 25 lamps.	Lit	
5.91	MLDD	Observe COMPUTER PARITY BIT- BR SYL 0 lamp (DATA area)	Not lit	<u> </u>
5.92	MLDD	Observe COMPUTER PARITY BIT- BR SYL 1 lamp (DATA area)	Lit	
5,93	MLDD	Observe PARITY, TAPE, and COM-PARE lamps.	Not lit	
5.94	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DISPLAY pushbuttons		
5 .95	MLDD	Observe COMMAND and COMPUTER OP4, OP3, OP2, OP1, OA4, SIGN, 1 through 5, and 19 through 25 lamps	Not lit	
5 . 96	MLDD	Observe COMMAND PARITY BIT- SYL 0 lamp (DATA area).	Lit	
5,97	MLDD	Observe COMPUTER PARITY BIT- SYL 1 lamp (DATA area).	Not lit	
5.98	MLDD	Press and release OP4, OP3, OP2, OP1, OA4, OA1, and 6 through 18 pushbutton/lamps.		
5.99	MLDD	Observe COMMAND-OP4, OP3, OP2, OP1, OA4, OA1, and 6 through 18 lamps.	Lit	
5 .100	MLDD	Observe COMMAND PARITY BIT- SYL 0 lamp (DATA area).	Lit	

Figure 7-7. Memory Loader Manual Checks (Sheet 9)

INTE	INTERNATIONAL BUSINESS MACHINES-				
UNIT N	IAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
5.101	MLDD	Observe COMMAND PARITY BIT- SYL 1 lamp (DATA area).	Not lit		
5.102	MLDD	Observe SERIALIZER-PARITY BIT lamp	Not lit		
5.103	MLDD	Press and release ADDRESS COM- PTR pushbuttons.			
5,104	MLDD	Observe COMPUTER-OP4, OP3, OP2 OP1, OA4, OA1, and 6 through 18 lamps.	Lit		
5,105	MLDD	Observe COMPUTER PARITY BIT- BR SYL 0 lamp (DATA area).	Lit		
5.106	MLDD	Observe COMPUTER PARITY BIT- BR SYL 1 lamp (DATA area)	Not lit		
5,107	MLDD	Observe PARITY, TAPE, and COM- PARE lamps.	Not lit		
5.108	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DISPLAY RESET pushbuttons.			
5,109	MLDD	Observe COMMAND and COMPUTER- OP4, OP3, OP2, OP1, OA4, OA1, and 6 through 18 lamps.	Not lit		
5,110	MLDD	Observe COMPUTER PARITY BIT- BR SYL 0 lamp (DATA area).	Not lit		
5.111	MLDD	Observe COMMAND PARITY BIT- SYL 1 lamp.	Lit		
5.112	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	·	
ABC	DEFG	HIJKLMNOPQR PAGE OF	PAGES N	UMBER	

Figure 7-7. Memory Loader Manual Checks (Sheet 10)

INTERNATIONAL BUSINESS MACHINES-					
UNIT N	AME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
5.113	MLDD	Press and release OP4, OP3, OP2, OP1, OA4, OA2, SIGN, 1, 2, 6, 7, 8, 13, 14, 15, 19, 20, 21, and 22 pushbutton/lamps.			
5.114	MLDD	Observe COMMAND-OP4, OP3, OP2, OP1, OA4, OA2, SIGN, 1, 2, 6, 7, 8, 13, 14, 15, 19, 20, 21, and 22 lamps	Lit		
5,115	MLDD	Observe COMMAND PARITY BIT- SYL 0 lamp (DATA area).	Not lit		
5.116	MLDD	Observe COMMAND PARITY BIT- SYL 1 lamp (DATA area).	Lit		
5.117	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Not lit		
5,118	MLDD	Press and release ADDRESS COM- PTR pushbuttons.			
5.119	MLDD	Observe COMPUTER-OP4, OP3, OP2, OP1, OA4, OA2, SIGN, 1, 2, 6, 7, 8, 13, 14, 15, 19, 20, 21, and 22 lamps.	Lit		
5.120	MLDD	Observe COMPUTER PARITY BIT-BR SYL 0 lamp (DATA area)	Not lit		
5,121	MLDD	Observe COMPUTER PARITY BIT- BR SYL 1 lamp (DATA area).	Lit		
5, 1 2 2	MLDD	Observe PARITY, TAPE, and COM-PARE lamps.	Not lit		
5,123	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DISPLAY RESET pushbuttons			
ADC	DEF	HIJKLMNOPORPAGE OF	PAGES A-	UMBER	

Figure 7-7. Memory Loader Manual Checks (Sheet 11)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	IAME:		UNIT NO	•
Step	Panel	Operation	Normal Indication	Data
5.124	MLDD	Observe COMMAND and COMPUTER- OP4, OP3, OP2, OP1, OA4, OA2, SIGN, 1, 2, 6, 7, 8, 13, 14, 15, 19, 20, 21, and 22 lamps.	Not lit	
5,125	MLDD	Observe COMMAND PARITY BIT- SYL 0 lamp (DATA area).	Lit	
5.126	MLDD	Observe COMPUTER PARITY BIT- BR SYL 1 lamp (DATA area).	Not lit	
5.127	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	
5 ,128	MLDD	Press and release OP4, OP3, OP2, OP1, OA4, OA2, OA1, 3, 4, 5, 9, 10, 11, 12, 16, 17, 18, 23, 24, and 25 pushbutton/lamps.		
5,129	MLDD	Observe COMMAND-OP4, OP3, OP2, OP1, OA4, OA2, OA1, 3, 4, 5, 9, 10, 11, 12, 16, 17, 18, 23, 24, and 25 lamps.	Lit	
5.130	MLDD	Observe COMMAND PARITY BIT-	Lit	
5 ,131	MLDD	Observe COMMAND PARITY BIT-	Not lit	
5.132	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	
5,133	MLDD	Press and release ADDRESS COM- PTR pushbuttons.		
5.134	MLDD	Observe COMPUTER-OP4, OP3, OP2, OP1, OA4, OA2, OA1, 3, 4, 5, 9, 10, 11, 12, 16, 17, 18, 23, 24, and 25 lamps.	Lit	
ADIG	DEFE	HIJKLMMOPQRPACE OF	PAGES N	UMBER

27, 14.

Figure 7-7. Memory Loader Manual Checks (Sheet 12)

INTERNATIONAL BUSINESS MACHINES-					
UNIT N	AME:		UNIT NO.	,	
Step	Panel .	Operation	Normal Indication	Data	
5,135	MLDD	Observe COMPUTER PARITY BIT- BR SYL 0 lamp (DATA area).	Lit		
5,136	MLDD	Observe COMPUTER PARITY BIT- BR SYL 1 lamp (DATA area).	Not lit-	·	
5,137	MLDD	Observe PARITY, TAPE, and COM-PARE lamps.	Not lit		
5 .138	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DISPLAY RESET pushbuttons.			
5.139	MLDD	Observe COMMAND and COMPUTER OP4, OP3, OP2, OP1, OA4, OA2, OA1, 3, 4, 5, 9, 10, 11, 12, 16, 17, 18, 23, 24, and 25 lamps.	Not lit		
5 ,140	MLDD	Observe COMPUTER PARITY BIT- BR SYL 0 lamp (DATA area).	Not lit		
5 .141	MLDD	Observe COMMAND PARITY BIT- SYL 1 lamp (DATA area).	Lit		
5 .142	MLDD	Press and release OP4, OP3, OP2, OP1, OA4, OA3, SIGN, 1, 3, 6, 7, 9, 10, 13, 14, 16, 19, 20, and 23 pushbutton/lamps			
5.143	MLDD	Observe COMMAND-OP4, OP3, OP2, OP1, OA4, OA3, SIGN, 1, 3, 6, 7, 9, 10, 13, 14, 16, 19, 20, and 23 lamps.	Lit	<u></u>	
5.144	MLDD	Observe COMMAND PARITY BIT- SYL 0 lamp (DATA area).	Lit		
5.145	MLDD	Observe COMMAND PARITY BIT- SYL 1 lamp (DATA area).	Not lit	·	
ADE	DEFG	HIJKLMNOPORPACEOF	PAGES A-	UMBER	

Figure 7-7. Memory Loader Manual Checks (Sheet 13)

INTE	INTERNATIONAL BUSINESS MACHINES-					
UNIT	IAME:		UNIT NO)		
Step	Panel	Operation	Normal Indication	Data		
5.146	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Not lit			
5.147	MLDD	Press and release ADDRESS COM- PTR pushbuttons.	•			
5.148	MLDD	Observe COMPUTER-OP4, OP3, OP2, OP1, OA4, OA3, SIGN, 1, 3, 6, 7, 9, 10, 13, 14, 16, 19, 20, and 23 lamps.	Lit			
5,149	MLDD	Observe COMPUTER PARITY BIT- BR SYL 0 lamp (DATA area).	Lit			
5,150	MLDD	Observe COMPUTER PARITY BIT- BR SYL 1 lamp (DATA area).	Not lit			
5,151	MLDD	Observe PARITY, TAPE, and COM-PARE lamps.	Not lit			
5,152	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DISPLAY RESET pushbuttons.				
5,153	MLDD	Observe COMMAND and COMPUTER-OP4, OP3, OP2, OP1, OA4, OA3, SIGN, 1, 3, 6, 7, 9, 10, 13, 14, 16, 19, 20, and 23 lamps.	Not lit			
5.154	MLDD	Observe COMPUTER PARITY BIT- BR SYL 0 lamp (DATA area).	Not lit			
5 ,155	MLDD	Observe COMMAND PARITY BIT- SYL 1 lamp (DATA area).	Lit			
5.156	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit			
ABC	DEFG	HIJKLMNOPQRPASE OF	PAGES N	UMBER		

Figure 7-7. Memory Loader Manual Checks (Sheet 14)

UNIT NAME Step Pane 5.157 MLD 5.158 MLD 5.159 MLD 5.161 MLD 5.162 MLD 5.163 MLD 5.164 MLD 5.165 MLD	Ope Ope Ope Ope Ope Ope Ope Ope	Tation Normal Indication se OP4, OP3, OP2, , OA1, 2, 4, 5, 8, 11, 21, 22, 24, and 25	
5.157 MLE 5.158 MLE 5.159 MLE 5.160 MLE 5.161 MLE 5.162 MLE 5.163 MLE 5.164	OP1, OA4, OA3 12, 15, 17, 18,	se OP4, OP3, OP2, , OA1, 2, 4, 5, 8, 11, 21, 22, 24, and 25	Data
5.158 MLI 5.159 MLI 5.160 MLI 5.161 MLI 5.162 MLI 5.163 MLI 5.164	OP1, OA4, OA3 12, 15, 17, 18,	, OA1, 2, 4, 5, 8, 11, 21, 22, 24, and 25	4
5.159 MLI 5 160 MLI 5 161 MLI 5 162 MLI 5.163 MLI 5.164	i	os.	
5 160 MLI 5 161 MLI 5 162 MLI 5 .163 MLI 5 .164	OP1, OA4, OA3	AND-OP4, OP3, OP2, , OA1, 2, 4, 5, 8, 11, 21, 22, 24, and 25	
5 161 MLI 5 162 MLI 5 163 MLI 5 164	Observe COMM SYL 0 lamp (DA	AND PARITY BIT- Not lit TA area).	
5 162 MLI 5.163 MLI 5.164	Observe COMM. SYL 1 lamp (DA	AND PARITY BIT- Lit	
5.163 MLI 5.164	Observe SERIAI	LIZER-PARITY BIT Lit	
5.164	Press and relea	se ADDRESS COM-	•
	OP1, OA4, OA3	UTER-OP4, OP3, OP2, Lit , OA1, 2, 4, 5, 8, 11 21, 22, 24, and 25	
5.165 ML	(This step delet	ed.)	
	Observe COMPI BR SYL 1 lamp	UTER PARITY BIT- Lit (DATA area).	
5,166 MLI	Observe PARIT PARE lamps.	Y, TAPE, and COM- Not lit	
5.167 MLI		se COMMAND DIS- nd COMPTR DISPLAY cons.	
ADCDE		<u> </u>	NUMBER

Figure 7-7. Memory Loader Manual Checks (Sheet 15)

INTERNATIONAL BUSINESS MACHINES-				
UNIT-N			UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
5,168	MLDD	Observe COMMAND and COMPUTER- OP4, OP3, OP2, OP1, OA4, OA3, OA1, 2, 4, 5, 8, 11, 12, 15, 17, 18, 21, 22, 24, and 25 lamps.	Not lit	
5.169	MLDD	Observe COMMAND PARITY BIT- SYL 0 lamp (DATA area).	Lit	
5.170	MLDD	Observe COMPUTER PARITY BIT- BR SYL 1 lamp (DATA area).	Not lit	<u>·</u>
EXP.	NA	Steps 5,171 through 5,193 demonstrate that an address in the central processor memory can be correctly loaded and verified and that the repeat feature of the memory loader is functioning properly.		
5.171	MLDD	Press and release DS4, DS3, DS2, DS1, OP4, OP2, OP1, SIGN, and 1 through 25 pushbutton/lamps.		
5.172	MLDD	Observe COMMAND-DS4, DS3, DS2, DS1, OP4, OP2, OP1, SIGN, and 1 through 25 lamps.	Lit	
5.173	MLDD	Observe COMMAND PARITY BIT- SYL 0 and SYL 1 lamps (DATA area).	Not lit	
5.174	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Not lit	
5.175	MLDD	Press and release REPEAT/REPEAT pushbutton/lamp.		
5,176	MLDD	Observe REPEAT lamp.	Lit	
5.177	MLDD	Observe REPEAT lamp.	Not lit	
ADC	DEFG	HIJKLMNOPQR PASE OF	PAGES A-	UMBER

Figure 7-7. Memory Loader Manual Checks (Sheet 16)

UNIT N	AME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
5,178	MLDD.	Observe COMPUTER-DS4, DS3, DS2, DS1, OP4, OP2, OP1, SIGN, and 1 through 25 lamps	Lit	
5,179	MLDD	Observe that COMPUTER-OP3 lamp is lit dimly.		. `
5.180	MLDD	Observe COMMAND OP3 lamp.	Lit(diml y)	
5,181	MLDD	Observe COMPUTER PARITY BIT- BR SYL 0 lamp (DATA area)	Not lit	
5.182	WLDD	Observe COMPUTER PARITY BIT- BR SYL 1 lamp (DATA area).	Not lit	
5,183	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	
5.184	MLDD	Observe PARITY, TAPE, and COM-PARE lamps	Not lit	
5.185	MLDD	Press and release REPEAT/REPEAT pushbutton/lamp.		•
5;186	MLDD	Observe REPEAT lamp.	Not lit	
5.187	MLDD	Observe REPEAT lamp.	Lit	
5.188	MLDD	Observe COMMAND-OP3 lamp (press and release if not lit).	Lit	
5.189	MLDD	Press and release ADDRESS COM- PTR pushbutton.		
5,190	MLDD	Observe COMPUTER-DS4, DS3, DS2, DS1, OP4, OP3, OP2, OP1, SIGN, and 1 through 25 lamps.	Lit	•
· 				

Figure 7-7. Memory Loader Manual Checks (Sheet 17)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	AME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
5.191 '	MLDD	Press and release COMPUTER DIS- PLAY RESET pushbuttons.		·
5.192	MLDD	Observe COMPUTER DS4, DS3, DS2, DS1, OP4, OP3, OP2, OP1, and 1 through 25 lamps	Not lit	
5.193	MLDD	Observe COMPUTER PARITY BIT- BR SYL 1 lamp (DATA area).	Not lit	
EXP.	NA	Steps 5.194 through 5.223 demonstrate that different tape addresses can be manually loaded into the tape reader register and acted upon correctly.	•	
5,194	TRMC	Press and release $2^{11}/2^{10}/\text{ADR }4/2^9$ pushbutton/lamp.		
5.195	TRMC	Observe ADR 4 lamp.	Lit	
5.196	MLDD	Observe INVERT ERROR pushbutton/lamp.	Lit	
5,197	TRMC	Press and release SELF CHECK pushbutton/lamp,		
5.198	TRMC	Observe SELF CHECK lamp.	Not lit	
5.199	MLDD	Observe INVERT ERROR lamp.	Not lit	
5.200	TRMC	Press and release SELF CHECK pushbutton/lamp.	. •	
5 , 201	TRMC	Observe SELF CHECK lamp.	Lit	
5.202	ТРМС	Press and release $2^{11}/2^{10}/ADR$ $4/2^9$ pushbutton/lamp twice.		
5.2 03	MLDD	Observe INVERT ERROR lamp.	Lit	
			1000001 11	
AIDIC	DIEILIG	HIJKLMNOPOR PASE OF	PAGES A-	UMBER

7-7 13

Figure 7-7. Memory Loader Manual Checks (Sheet 18)

Step	UNIT N		IAL BUSINESS MACHINES-	IIINIT NA	
			Operation	Normal	Dața
5.206 MLDD Observe INVERT ERROR lamp. 5.207 TRMC Press and release 2 ⁸ /2 ⁷ /ADR 3/2 ⁶ pushbutton/lamp. 5.208 TRMC Observe ADR 3 lamp. 5.209 MLDD Observe INVERT ERROR lamp. 5.210 TRMC Press and release 2 ⁵ /2 ⁴ /ADR 2/2 ³ pushbutton/lamp. 5.211 TRMC Observe ADR 2 lamp. 5.212 MLDD Observe INVERT ERROR lamp. 5.213 TRMC Press and release 2 ² /2 ¹ /ADR 1/2 ⁰ pushbutton/lamp. 5.214 TRMC Observe ADR 1 lamp. 5.215 MLDD Observe INVERT ERROR lamp. 5.216 TRMC Observe ADR 1 lamp. 5.217 TRMC Observe ADR 5 lamp. 5.218 TRMC Observe ADR 5 lamp. 5.219 TRMC Observe ADR 3 lamp. 5.219 TRMC Observe ADR 3 lamp. 5.220 TRMC Press and release 2 ² /2 ¹ /ADR 1/2 ⁰ Press and release 2 ⁸ /2 ⁷ /ADR 3/2 ⁶ pushbutton/lamp. Not lit 5.220 TRMC Press and release 2 ² /2 ¹ /ADR 1/2 ⁰	5.204	TRMC	Press and release $2^{11}/2^{10}/ADR 4/2^9$ pushbutton/lamp.		
5.207 TRMC Press and release 28/27/ADR 3/26 pushbutton/lamp. Lit 5.208 TRMC Observe ADR 3 lamp. Lit 5.209 MLDD Observe INVERT ERROR lamp. Lit 5.210 TRMC Press and release 25/24/ADR 2/23 pushbutton/lamp. Lit 5.211 TRMC Observe ADR 2 lamp. Lit 5.212 MLDD Observe INVERT ERROR lamp. Lit 5.213 TRMC Press and release 22/21/ADR 1/20 pushbutton/lamp. Not lit 5.214 TRMC Observe ADR 1 lamp. Not lit 5.215 MLDD Observe INVERT ERROR lamp. Not lit 5.216 TRMC Press and release 212/ADR 5 pushbutton/lamp. 5.217 TRMC Observe ADR 5 lamp. Lit 5.218 TRMC Press and release 28/27/ADR 3/26 pushbutton/lamp. 5.219 TRMC Observe ADR 3 lamp. Not lit 5.220 TRMC Press and release 22/21/ADR 1/20	5.205	TRMC	Observe ADR 4 lamp	Not lit	
pushbutton/lamp 5.208 TRMC Observe ADR 3 lamp. 5.209 MLDD Observe INVERT ERROR lamp. 5.210 TRMC Press and release 2 ⁵ /2 ⁴ /ADR 2/2 ³ pushbutton/lamp. 5.211 TRMC Observe ADR 2 lamp. 5.212 MLDD Observe INVERT ERROR lamp. 5.213 TRMC Press and release 2 ² /2 ¹ /ADR 1/2 ⁰ pushbutton/lamp. 5.214 TRMC Observe ADR 1 lamp. 5.215 MLDD Observe INVERT ERROR lamp. 5.216 TRMC Press and release 2 ¹² /ADR 5 pushbutton/lamp. 5.217 TRMC Observe ADR 5 lamp. 5.218 TRMC Press and release 2 ⁸ /2 ⁷ /ADR 3/2 ⁶ pushbutton/lamp. 5.219 TRMC Observe ADR 3 lamp. 5.220 TRMC Press and release 2 ² /2 ¹ /ADR 1/2 ⁰ Not lit 5.220 TRMC Press and release 2 ² /2 ¹ /ADR 1/2 ⁰	5.206	MLDD	Observe INVERT ERROR lamp	Lit	
5.209 MLDD Observe INVERT ERROR lamp. 5.210 TRMC Press and release 2 ⁵ /2 ⁴ /ADR 2/2 ³ pushbutton/lamp. 5.211 TRMC Observe ADR 2 lamp. 5.212 MLDD Observe INVERT ERROR lamp. 5.213 TRMC Press and release 2 ² /2 ¹ /ADR 1/2 ⁰ pushbutton/lamp. 5.214 TRMC Observe ADR 1 lamp. 5.215 MLDD Observe INVERT ERROR lamp. 5.216 TRMC Press and release 2 ¹² /ADR 5 pushbutton/lamp. 5.217 TRMC Observe ADR 5 lamp. 5.218 TRMC Press and release 2 ⁸ /2 ⁷ /ADR 3/2 ⁶ pushbutton/lamp. 5.219 TRMC Observe ADR 3 lamp. 5.220 TRMC Press and release 2 ² /2 ¹ /ADR 1/2 ⁰	5,207	TRMC			,
5.210 TRMC Press and release 2 ⁵ /2 ⁴ /ADR 2/2 ³ pushbutton/lamp. Lit 5.211 TRMC Observe ADR 2 lamp. Lit 5.212 MLDD Observe INVERT ERROR lamp. Lit 5.213 TRMC Press and release 2 ² /2 ¹ /ADR 1/2 ⁰ pushbutton/lamp. Lit 5.214 TRMC Observe ADR 1 lamp. Not lit 5.215 MLDD Observe INVERT ERROR lamp. Not lit 5.216 TRMC Press and release 2 ¹² /ADR 5 pushbutton/lamp. Lit 5.217 TRMC Observe ADR 5 lamp. Lit 5.218 TRMC Press and release 2 ⁸ /2 ⁷ /ADR 3/2 ⁶ pushbutton/lamp. 5.219 TRMC Observe ADR 3 lamp. Not lit 5.220 TRMC Press and release 2 ² /2 ¹ /ADR 1/2 ⁰	5.208	TRMC	Observe ADR 3 lamp.	Lit	· ·
pushbutton/lamp. 5.211 TRMC Observe ADR 2 lamp. 5.212 MLDD Observe INVERT ERROR lamp. Lit 5.213 TRMC Press and release $2^2/2^1/ADR 1/2^0$ pushbutton/lamp. 5.214 TRMC Observe ADR 1 lamp. Lit 5.215 MLDD Observe INVERT ERROR lamp. Not lit 5.216 TRMC Press and release $2^{12}/ADR 5$ pushbutton/lamp. 5.217 TRMC Observe ADR 5 lamp. Lit 5.218 TRMC Press and release $2^{8}/2^{7}/ADR 3/2^{6}$ pushbutton/lamp. 5.219 TRMC Observe ADR 3 lamp. Not lit 5.220 TRMC Press and release $2^{2}/2^{1}/ADR 1/2^{0}$	5.209	MLDD	Observe INVERT ERROR lamp.	Lit	
5.212 MLDD Observe INVERT ERROR lamp. 5.213 TRMC Press and release $2^2/2^1/ADR 1/2^0$ pushbutton/lamp. 5.214 TRMC Observe ADR 1 lamp. 5.215 MLDD Observe INVERT ERROR lamp. 5.216 TRMC Press and release $2^{12}/ADR 5$ pushbutton/lamp. 5.217 TRMC Observe ADR 5 lamp. 5.218 TRMC Press and release $2^8/2^7/ADR 3/2^6$ pushbutton/lamp. 5.219 TRMC Observe ADR 3 lamp. 5.220 TRMC Press and release $2^2/2^1/ADR 1/2^0$	5.210	TRMC	Press and release $2^5/2^4/ADR$ $2/2^3$ pushbutton/lamp.		
TRMC Press and release $2^2/2^1/ADR 1/2^0$ pushbutton/lamp. Lit Observe ADR 1 lamp. Lit Observe INVERT ERROR lamp. Not lit Observe ADR 5 lamp. TRMC Press and release $2^{12}/ADR 5$ pushbutton/lamp. TRMC Observe ADR 5 lamp. Lit Observe ADR 5 lamp. TRMC Press and release $2^8/2^7/ADR 3/2^6$ pushbutton/lamp. TRMC Observe ADR 3 lamp. TRMC Observe ADR 3 lamp. TRMC Press and release $2^2/2^1/ADR 1/2^0$	5,211	TRMC	Observe ADR 2 lamp.	Lit	
pushbutton/lamp. 5.214 TRMC Observe ADR 1 lamp. 5.215 MLDD Observe INVERT ERROR lamp. Not lit 5.216 TRMC Press and release 2 ¹² /ADR 5 pushbutton/lamp. 5.217 TRMC Observe ADR 5 lamp. 5.218 TRMC Press and release 2 ⁸ /2 ⁷ /ADR 3/2 ⁶ pushbutton/lamp. 5.219 TRMC Observe ADR 3 lamp. 5.220 TRMC Press and release 2 ² /2 ¹ /ADR 1/2 ⁰	5.212	MLDD	Observe INVERT ERROR lamp.	Lit	
5.215 MLDD Observe INVERT ERROR lamp. 5.216 TRMC Press and release 2 ¹² /ADR 5 pushbutton/lamp. 5.217 TRMC Observe ADR 5 lamp. 5.218 TRMC Press and release 2 ⁸ /2 ⁷ /ADR 3/2 ⁶ pushbutton/lamp. 5.219 TRMC Observe ADR 3 lamp. 5.220 TRMC Press and release 2 ² /2 ¹ /ADR 1/2 ⁰	5 .213	TRMC	Press and release $2^2/2^1/ADR \ 1/2^0$ pushbutton/lamp.	,	
5.216 TRMC Press and release 2 ¹² /ADR 5 pushbutton/lamp. 5.217 TRMC Observe ADR 5 lamp. 5.218 TRMC Press and release 2 ⁸ /2 ⁷ /ADR 3/2 ⁶ pushbutton/lamp. 5.219 TRMC Observe ADR 3 lamp. 5.220 TRMC Press and release 2 ² /2 ¹ /ADR 1/2 ⁰	5.214	TRMC	Observe ADR 1 lamp.	Lit	
button/lamp. 5 217 TRMC Observe ADR 5 lamp. Lit 5 .218 TRMC Press and release 2 ⁸ /2 ⁷ /ADR 3/2 ⁶ pushbutton/lamp. 5 .219 TRMC Observe ADR 3 lamp. Not lit 5 .220 TRMC Press and release 2 ² /2 ¹ /ADR 1/2 ⁰	5.215	MLDD	Observe INVERT ERROR lamp.	Not lit	
5.218 TRMC Press and release 2 ⁸ /2 ⁷ /ADR 3/2 ⁶ pushbutton/lamp. 5.219 TRMC Observe ADR 3 lamp. 5.220 TRMC Press and release 2 ² /2 ¹ /ADR 1/2 ⁰	5.216	TRMC			
pushbutton/lamp. 5.219 TRMC Observe ADR 3 lamp. Not lit 5.220 TRMC Press and release 2 ² /2 ¹ /ADR 1/2 ⁰	5 . 217	TRMC	Observe ADR 5 lamp.	Lit	
5.220 TRMC Press and release 2 ² /2 ¹ /ADR 1/2 ⁰	5.218	TRMC			
	5.219	TRMC	Observe ADR 3 lamp.	Not lit	
	5 .220	TRMC			

Figure 7-7. Memory Loader Manual Checks (Sheet 19)

INTE	RNATION	IAL BUSINESS MACHINES-		
UNIT N	IAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
5.221	TRMC	Observe ADR 1 lamp,	Not lit	
5.222	MLDD	Press and release ADDRESS COMPTR pushbutton/lamp.		
5.223	MLDD	Observe COMPARE-BR14 lamp	Lit	
				·
•				
		·	·	
		,		
i				,
ABC	DEFG	HIJKLMNOPQR PASE OF	PAGES A-	MBER

Figure 7-7. Memory Loader Manual Checks (Sheet 20)

INTERNATIONAL BUSINESS MACHINES-					
UNII	VAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
EXP	NA	Steps 6.1 through 6.11 substantiate that pushbutton/lamps and switches which affect the data display are in the correct configuration.			
6.1	TRMC	Observe AUTO lamp (press and release if lit).	Not lit		
6.2	TRMC	Observe MANUAL lamp.	Lit		
6.3	PD	Verify that PROG REG A-SIGN and 1 through 25 toggle switches are off (down).			
6.4	TRMC	Observe FREE RUN SS lamp (press and release if lit).	Not lit		
6,5	TRMC	Observe SELF CHECK lamp (press and release if not lit).	Lit	•	
6.6	MLDD	Verify that DISPLAY SELECT switch is set to TRS.		ì	
6.7	MLDD	Verify that MODE CONTROL switch is set to DISPLAY-REPEAT.			
6.8	PD	Press and release RESET-MA- CHINE pushbutton/lamp.			
6.9	PD	Observe MAN CST lamp (press and release if lit).	Not lit		
6.10	TRMC	Observe ML lamp (press and release if lit).	Not lit		
6.11	TRMC	Observe DD lamp.	Lit	,	
		•			
			ļ		

Figure 7-8. Data Display Checks (Sheet 1 of 15)

INTE	RNATION	NAL BUSINESS MACHINES-		
UNIT	IAME:		LUNIT NO.	
Step	Panel .	Operation	Normal Indication	Data
EXP	NA	Steps 6.12 through 6.72 demonstrate that different combinations of instruction addresses can be manually loaded into the tape reader register, compared on correctly, and displayed. Ignore COMMAND and COMPUTER lamps not located in INSTRUCTION ADDRESS area.		
6.12	MLDD	Observe ADDRESS COMPARE- DATA lamp (press and release if lit).	Not lit	
6.13	MLDD	Observe ADDRESS COMPARE-INS lamp.	Lit '	
6.14	MLDD	Press and release COMMAND DISPLAY RESET and COMPTR DISPLAY RESET pushbuttons.	·	
6.15	MLDD	Observe COMMAND and COM- PUTER MODULE-0 and SYL-0 lamps.	Lit	
6.16	MLDD	Observe COMMAND and COM- PUTER MODULE-1. SYL-1, IS1 through IS4, and A1 through A8 lamps.	Not lit	,
6.17	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	
6.18	MLDD	Press and release MODULE-0/1, SYL-0/1, IS4, IS3, IS2, IS1, and A8 pushbutton/lamps.	·	
6.19	MLDD	Observe COMMAND and COM- PUTER MODULE-1, SYL-1, IS4, IS3, IS2, IS1, and A8 lamps.	Lit	
ADC	DEFG	HIJEEMNOPORPAGEO	PAGES NI	MBER .

Figure 7-8. Data Display Checks (Sheet 2)

UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
6.2 0	MLDD	Observe COMMAND and COMPUTER MODULE-0 and SYL-0 lamps.	Not lit	
8. 21	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Not lit	
6.22	MLDD	Press and release MODULE-0/1, SYL-0/1, IS4, IS3, IS2, IS1, and A8 pushbutton/lamps.	,	·
6.23	MLDD	Observe COMMAND and COMPUTER MODULE-1, SYL-1, IS4, IS3, IS2, IS1, and A8 lamps.	Not lit	
6, 24	MLDD	Observe COMMAND and COMPUTER MODULE-0 and SYL-0 lamps.	Lit	
6 . 2 5	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	
6 . 2 6	MLDD	Press and release A1 through A7 pushbutton/lamps.		
6.27	MLDD	Observe COMMAND and COMPUTER-A1 through A7 lamps.	Lit	
6.28	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Not lit	
6. 29	MLDD	Press and release A1 through A7 pushbutton/lamps.		
6.30	MLDD	Observe COMMAND and COMPUTER- A1 through A7 lamps.	Not lit	·
6.31	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	,
! !				·

Figure 7-8. Data Display Checks (Sheet 3)

6. 32 I	Panel MLDD MLDD	Operation Press and release MODULE-0/1, IS4, IS2, A8, A6, A4, and A2 pushbutton/lamps. Observe COMMAND and COMPUTER MODULE-1, IS4, IS2, A8, A6, A4, and A2 lamps.	Normal Indication	Data
6.32 I	MLDD	Press and release MODULE-0/1, IS4, IS2, A8, A6, A4, and A2 pushbutton/lamps. Observe COMMAND and COMPUTER MODULE-1, IS4, IS2, A8, A6, A4, and A2 lamps.	Indication	Data
6.33 I	MLDD	IS4, IS2, A8, A6, A4, and A2 pushbutton/lamps. Observe COMMAND and COMPUTER MODULE-1, IS4, IS2, A8, A6, A4, and A2 lamps.	Lit	
6.34		MODULE-1, IS4, IS2, A8, A6, A4, and A2 lamps.	Lit	
	MLDD	Observed COMBIAND and COMPUMPE		
		Observe COMMAND and COMPUTER MODULE-0 lamps.	Not lit	
6.35	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Not lit	
6.36	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DIS- PLAY RESET pushbuttons.		
6.37	MLDD	Observe COMMAND and COMPUTER MODULE-1, IS4, IS2, A8, A6, A4. and A2 lamps.	· Not lit	
6.38	MLDD	Observe COMMAND and COMPUTER MODULE-0 lamps.	Lit	
6.39	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	
6.40	MLDD	Press and release SYL-0/1, IS3, IS1, A7, A5, A3, and A1 pushbutton/lamps.		
6.41	MLDD	Observe COMMAND and COMPUTER SYL-1, IS3, IS1, A7, A5, A3, and A1 lamps.	Lit	
6.42	MLDD	Observe COMMAND and COMPUTER SYL-0 lamps.	Not lit	
6.43	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Not lit	

Figure 7-8. Data Display Checks (Sheet 4)

INTERNATIONAL BUSINESS MACHINES-				
UNIT			UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
6. 44	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DIS- PLAY RESET pushbuttons.		
6.75	MLDD	Observe COMMAND and COMPUTER SYL-1, IS3, IS1, A7, A5, A3 and A1 lamps.	Not lit	÷
6. 76	MLDD	Observe COMMAND and COMPUTER SYL-0 lamps.	Lit	,
6. 47	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	
6. 48	MLDD	Press and release MODULE-0/1, SYL-0/1, IS4, IS3, A3, A2, and A1 pushbutton/lamps.		
6.49	MLDD	Observe COMMAND and COMPUTER MODULE-1, SYL-1, IS4, IS3. A3, A2, and A1 lamps.	Lit	
6. 50	MLDD	Observe COMMAND and COMPUTER MODULE-0 and SYL-0 lamps.	Not lit	,
6. 51	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Not lit	·
6. 52	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DIS- PLAY RESET pushbuttons.		
6. 5 3	MLDD	Observe COMMAND and COMPUTER MODULE-1, SYL-1, IS4, IS3. A3, A2, and A1 lamps.	Not lit	
6.54	MLDD	Observe COMMAND and COM- PUTER MODULE-0 and SYL-0 lamps.	Lit	
6. 55	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	
ADC	DEFE	HIJKLMNOPQR PAGE OF	PAGES NUI	MBER

Figure 7-8. Data Display Checks (Sheet 5)

UNIT I	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
6.56	MLDD	Press and release IS2, IS1, and A4 through A8 pushbutton/lamps.		
6.57	MLDD	Observe COMMAND and COMPUTER IS2, IS1, and A4 through A8 lamps.	Lit	
6.58	MLDD	Observe SERIALIZER-PARITY BIT lanւր.	Not liț	
6.59	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DIS- PLAY RESET pushbuttons.		
6:60	MLDD	Observe COMMAND and COMPUTER IS2, IS1, and A4 through A8 lamps.	Not lit	
6.61	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	
6.62	MLDD	Press and release MODULE-0/1, SYL-0/1, IS2, IS1, A7, A6, and A3 pushbutton/lamps.		
6.63	MLDD	Observe COMMAND and COMPUTER MODULE-1, SYL-1, IS2, IS1, A7, A6, and A3 lamps.	Lit	
6 .64	MLDD	Observe COMMAND and COMPUTER MODULE-0 and SYL-0 lamps.	Not lit	
6.65	MLDD	Observe SERIALIZER-PARITY BIT lanip.	Not lit	
6.66	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DIS- PLAY RESET pushbuttons.	÷	
6.67	MLDD	Observe COMMAND and COMPUTER MODULE-1, SYL-1, IS2, IS1, A7. A6, and A3 lamps.	Not lit	

Figure 7-8. Data Display Checks (Sheet 6)

UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
6 . 68	MLDD	Observe COMMAND and COMPUTER MODULE-0 and SYL-0 lamps.	Lit	
6. 69	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	ï
6. 7 0	MLDD	Press and release IS4, IS3, A8, A5, A4, A2, and A1 pushbutton/lamps.		
6. 71	MLDD	Observe COMMAND and COM- PUTER-IS4, IS3, A8, A5, A4, A2 and A1 lamps.	Lit	
6.72	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Not lit	
EXP	NA	Steps 6.73 through 6.131 demonstrate that different combinations of data addresses can be manually loaded into the tape reader register, compared on correctly, and displayed. Ignore COMMAND and COMPUTER lamps not located in DATA ADDRESS area.		
6. 73	MLDD	Press and release ADDRESS COM- PARE-DATA/INS pushbutton/lamp.		
6.74	MLDD	Observe ADDRESS COMPARE - DATA lamp.	Lit	·
6. 75	MLDD	Observe ADDRESS COMPARE - INS lamp.	Not lit	
6. 76	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DIS- PLAY RESET pushbuttons.		
6. 77	MLDD	Observe COMMAND and COM- PUTER MODULE-0 lamps	Lit	

Figure 7-8. Data Display Checks (Sheet 7)

INT	INTERNATIONAL BUSINESS MACHINES-					
UNIT			UNIT NO.			
Step	Panel	Operation	Normal Indication	Data		
6. 78	MLDD	Observe COMMAND and COMPUTER- DS1 through DS4, MODULE-1, and OA1 through OA9 lamps.	Not lit			
6. 79	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit			
6. 80	MLDD	Press and release DS4, DS3, DS2, DS1, MODULE-0/1, OA9, and OA8 pushbutton/lamps.				
6. 81	MLDD	Observe COMMAND and COMPUTER- DS4, DS3, DS2, DS1, MODULE-1, OA9, and OA8 lamps.	Lit			
6.82	MLDD	Observe COMMAND and COMPUTER MODULE-0 lamps.	Not lit	i		
6.82.1 6.83	MLDD MLDD	Observe PARITY-BIT-BR lamp. Observe SERIALIZER-PARITY BIT lamp.	Lit Not lit			
6. 84	MLDD	Press and release DS4, DS3, DS2, DS1, MODULE-0/1, OA9, and OA8 pushbutton/lamps.				
6.85	MLDD	Observe COMMAND and COMPUTER- DS4. DS3, DS2, DS1, MODULE-1, OA9, and OA8 lamps.	Not lit			
6. 86	MLDD	Observe COMMAND and COMPUTER MODULE-0 lamps.	Lit			
6.86.1 6.87	MLDD MLDD	Observe PARITY BIT-BR lamp. Observe SERIALIZER-PARITY BIT lamp.	Lit Lit			
6. 88	MLDD	Press and release OA1 through OA7 pushbutton/lamps.				
AIDIC	DEP	HIJKLMNOPORPAGEOF	PAGES A- NU	MBER		

Figure 7-8. Data Display Checks (Sheet 8)

JNIT N	AME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
6.89	MLDD	Observer COMMAND and COM- PUTER-OA1 through OA7 push-	Lit	
6.89.1 6.90	MLDD MLDD	button/lamps. Observe PARITY BIT-BR lamp. Observe SERIALIZER-PARITY BIT lamp.	Not lit Not lit	
6.91	MLDD	Press and release OA1 through OA7 pushbutton/lamps.		
6.92	MLDD	Observe COMMAND and COM- PUTER-OA1 through OA7 lamps.	Not lit	
6. 93	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	
6. 94	MLDD	Press and release DS4, DS2, MODULE-0/1, OA8, OA6, OA4, and OA2 pushbutton/lamps.		
6. 95	MLDD	Observe COMMAND and COM- PUTER-DS4, DS2, MODULE-1, OA8, OA6, OA4, and OA2 lamps.	Lit	
6. 96	MLDD	Observe COMMAND and COM- PUTER MODULE-0 lamps.	Not lit	
6. 96. 1	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Not lit	
6. 97	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DIS- PLAY RESET pushbuttons.		
6. 98	MLDD	Observe COMMAND and COM- PUTER-DS4, DS2, MODULE-1, OA8, OA6, OA4, and OA2 lamps.	Not lit	
6. 99	MLDD	Observe COMMAND and COM- PUTER MODULE-0 lamps.	Lit	
6.100	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	

Figure 7-8. Data Display Checks (Sheet 9)

INTERNATIONAL BUSINESS MACHINES-					
UNIT	IAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
6.101	MLDD	Press and release DS3, DS1, OA9, OA7, OA5, OA3, and OA1 pushbutton/lamps.			
6.102	MLDD	Observe COMMAND and COMPUTER- DS3, DS1, OA9, OA7, OA5, OA3, and OA1 lamps.	Lit		
6.103	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Not lit		
6.104	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DIS- PLAY RESET pushbuttons.			
6.105	MLDD	Observe COMMAND and COMPUTER- DS3, DS1, OA9, OA7, OA5, OA3, and OA1 lamps.	Not lit		
6.106	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	`	
6.107	MLDD	Press and release DS1 through DS4 and OA1 through OA3 pushbutton/lamps.			
6.108	MLDD	Observe COMMAND and COM- PUTER-DS1 through DS4 and OA1 through OA3 pushbutton/lamps.	Lit		
6.109	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Not lit		
6.110	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DIS- PLAY RESET pushbuttons.		·	
6.111	MLDD	Observe COMMAND and COM- PUTER-DS1 through DS4 and OA1 through OA3 lamps.	Not lit		
Alec	DEFE	HILLMHOPORPAGEOF	PAGES A- NO	MBER	

Figure 7-8. Data Display Checks (Sheet 10)

UNIT	IAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
6.112	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	
6.113	MLDD	Press and release MODULE-0/1 and OA4 through OA9 pushbutton/lamps.		
6.114	MLDD	Observe COMMAND and COMPUTER MODULE-1 and OA4 through OA9 lamps.	Lit	
6.115	MLDD	Observe COMMAND and COMPUTER MODULE-0 lamp.	Not lit	4
6.116	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Not lit	
6.117	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DIS- PLAY RESET pushbuttons.		
6.118	MLDD	Observe COMMAND and COMPUTER MODULE-1 and OA4 through OA9 lamps.	Not lit	
6.119	MLDD	Observe COMMAND and COMPUTER MODULE-0 lamps.	Lit	
6.120	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	
6.121	MLDD	Press and release DS4, DS3, MODULE-0/1, OA9, OA7, OA6, and OA3 pushbutton/lamps.		•
6.122	MLDD	Observe COMMAND and COMPUTER DS4, DS3, MODULE-1, OA9, OA7, OA6, and OA3 lamps.	Lit	
-			·	

Figure 7-8. Data Display Checks (Sheet 11)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	AME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
6. 123	MLDD	Observe COMMAND and COM- PUTER MODULE-0 lamps.	Not lit	
6.123	M.LDD	Observe SERIALIZER-PARITY bIT lamp.	Not lit	
6.125	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DIS- PLAY RESET pushbuttons.		
6.126	M LDD	Observe COMMAND and COM- PUTER-DS4, DS3, MODULE-1, OA9, OA7, OA6, and OA3 lamps.	Not lit	
6.127	MLDD	Observe COMMANI' and COM- PUTER-MODULE-6 lamps.	I it	
6.128	MLDD	Observe SERLALIZER-PARITY BIT lamp	Lit	
6.129	MLDD	Press and release DS2, DS1, OA8, OA5, OA4, OA2, and OA1 push-outton/lamps.		
6, 130	M LDI	Observe COMMAND and COM- PUTER OS2. DS1, OA8, OA5, OA4. OA2. and OA1 lamps.	Lit	
6, 131	M LDI	Observe SERIALIZER-PARITY BIT lamp.	· Not lit	
EXP	NA	Steps 6. 1e? through 6.142 demonstrate that the DISPLAY-SINGLE and DISPLAY-REPEAT features of the data display are functioning properly.		
6. 132	MLDD	Set MODE CONTROL switch to DISPLAY-SINGLE.		
ABG	DEFG	HIJKLMNOPQR PAGE OF	PAGES NU	MBER

Figure 7-8. Data Display Checks (Sheet 12)

UNIT N	AME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
6. 133	MLDD	Press and release COMMAND DIS- PLAY RESET pushbutton/lamp.		- a
6.134	MLDD	Observe COMMAND-DS2, DS1, OA8, OA5, OA4, OA2, and OA1 lamps.	Not lit	
6.135	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Lit	3 - 1
6.136	MLDD	Press and release OA4, OA3, OA2, and COMPTR DISPLAY RESET pushbutton/lamps in succession.		
6.137	MLDD	Observe COMMAND-OA4, OA3, and OA2 lamps.	Lit	
6.138	MLDD	Observe SERIALIZER-PARITY BIT lamp.	Not lit	
6,139	MLDD	Set PROG REG A-1 toggle switch to on (up).		
6.140	MLDD	Observe COMPUTER-OP4, OP3, OP2, OP1, OA4, OA3, OA2, and 25 lamps.	Lit	
6. 141	MLDD	Set MODE CONTROL switch to DIS- PLAY-REPEAT.	•	
6.142	MLDD	Observe that DATA area COM- PUTER lamps indicate an advanc- ing binary count.	•	
EXP	NA	Steps 6.143 through 6.163 demonstrate that the central processor can be placed in PROG CYCLE-ADR HOLD, SINGLE STEP, and REPEAT modes of operation by a data display address compare.		

Figure 7-8. Data Display Checks (Sheet 13)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	IAME:		UNIT NO.	
Step	Panel .	Operation	Normal Indication	Data
6. 143	MLDD	Set DISPLAY SELECT switch to AI3-DATA.		
6.144	MLDD	Set MODE CONTROL switch to PROG CYCLE-ADR HOLD.		
6.145	MLDD	Observe that binary count indicated on DATA area COMPUTER lamps stops advancing.		
6.146	PD	Press and release ADVANCE push- button several times.		
6.147	MLDD	Observe that binary count indicated on DATA area COMPUTER lamps advances every second time the ADVANCE pushbutton/lamp is actuated.	·	
6.148	MLDD	Press and release ADDRESS COM- PARE-DATA/INS pushbutton/ lamp.	·	
6.149	MLDD	Observe ADDRESS COMPARE- DATA lamp.	Not lit	
6.150	MLDD	Observe ADDRESS COMPARE- INS lamp.	Lit	
6.151	MLDD	Press and release A5, A4, A3, and A1 pushbutton/lamps.		
6.152	MLDD	Set MODE CONTROL switch to PROG CYCLE-REPEAT.	·	
6.153	PD	Press and release RESET-MA- CHINE pushbutton.		
ABC	DEFG	HIJKLMNOPQR PAGE OF	PAGES NUI	MBER

Figure 7-8. Data Display Checks (Sheet 14)

INTERNATIONAL BUSINESS MACHINES-					
UNIT	IAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
6.154	M LDD	Observe that DATA area COM- PUTER lamps indicate an advanc- ing binary count.			
6.155	MLDD	Press and release A1 pushbutton/lamp.			
6.156	MLDD	Observe that binary count indicated on DATA area COMPUTER lamps stops advancing.			
6.157	MLDD	Press and release COMMAND DISPLAY RESET pushbutton.		·	
6,158	MLDD	Set DISPLAY SELECT switch to AI3-IA and MODE CONTROL switch to PROG CYCLE-SINGLE STEP.			
6.159	MLDD	Observe COMPUTER-8 lamp.	Lit		
6.160	MLDD	Observe COMPUTER-A1 through A8 and 1 through 7 lamps.	Not lit		
6, 161	MLDD	Press and release ADVANCE push- button.			
6.162	MLDD	Observe COMPUTER-A1 and 7 lamps.	Lit	-	
6.163	MLDD	Observe COMPUTER-A2 through A8, 1 through 6, and 8 lamp.	Not lit		
		·	·	:	
			·		
				,	
AIBICI	DEFG	HIJKLMNOPQRPASE OF	PAGES NU	MBER	
			A-		

Figure 7-8. Data Display Checks (Sheet 15)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	AME:		UNIT NO.	
Step	Panel	Ope rati on	Normal Indication	Data
EXP	NA	Steps 7.1 through 7.12 substantiate that pushbutton/lamps and switches which affect central processor operation are in the correct configuration.		
7.1	TRMC	Observe AUTO lamp (press and release if lit).	Not lit	
7.2	TRMC	Observe MANUAL lamp.	Lit	
7.3	PD	Verify that PROG REG A-SIGN and 125 toggle switches are off (down).	•	
7.4	TRMC	Observe FREE RUN SS lamp (press and release if lit).	Not lit	
7.5	TRMC	Observe SELF CHECK lamp (press and release if not lit).	Lit	
7.6	TRMC	Observe ML lamp (press and release if lit).	Not lit	
7. 7	TRMC	Observe DD lamp.	Lit	
7. 8	PD	Observe MAN CST lamp (press and release if lit).		
7. 9	MLDD	Observe ADDRESS COMPARE-DATA lamp (press and release if lit).	Not lit	,
7. 10	MLDD	Observe ADDRESS COMPARE-INS lamp.	Lit	
7.11	MLDD	Set MODE CONTROL switch to PROG CYCLE-ADR HOLD.		
7.12	MLDD	Press and release COMMAND DIS- PLAY RESET pushbuttons.		
ABC	DEFI	I SHIJKLMNOPQRPAGE	PAGES N	UMBER

Figure 7-9. Central Processor Manual Checks (Sheet 1 of 56)

UNIT NAME: UNIT NO.					
Step	Panel	Operation	Normal Indication	Data	
EXP	NA	Steps 7.13 through 7.87 demonstrate that the single instruction advance feature is functioning properly and that the MEMORY ADDRESS SYLLABLE, SECTOR, IM, and DM lamps on PD panel display correct information.			
7.13	MLDD	Press and release A5 and A4 push- button/lamps.			
7.14	MLDD	Observe COMMAND-A5 and A4 lamps	Lit		
7.15	PD	Press and release RESET-MA- CHINE pushbuttons.			
7.16	MLDD	Observe COMPUTER-MODULE-0. SYL-0, A5 and A4 lamps.	Lit		
7.17	PD	Observe HOPSAVE REG lamp (press and release if lit).	Not lit		
7.18	PD	Observe MEM ADD REG lamp (press and release if not lit).	Lit		
7.19	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to SINGLE INST.			
7.20	CE	Press and release ADVANCE push- buttons.			
7.21	PD	Observe A5, A4, A1, SYLLABLE-0, IM0, and DM0 lamps.	Lit		
7.22	PD	Observe A2, A3, A6 through A9, SYLLABLE-1, IS1 through IS4, DS1 through DS4, IM1, and DM1 lamps.	Not lit		
ABC	DEF	GHIJKLMNOPORPAGE	PAGES	NUMBER	

Figure 7-9. Central Processor Manual Checks (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.23	PD	Press and release ADVANCE push- buttons.		
7.24	PD	Observe A1 through A7, SYLLABLE- 0, DS2, DS1, IM0, and DM0 lamps.	Lit	·
7.25	PD	Observe A9, A8, SYLLABLE-1, IS1 through IS4, DS4, DS3, IM1, and DM1 lamps.	Not lit	
7.26	PD	Press and release MEM ADD REG pushbutton/lamp.		
7.27.	PD	Observe A1 through A7, SYLLABLE- 0, DS2, DS1, IM0, DM0, and MEM ADD REG lamps.	Not lit	
7.28	PD	Press and release HOPSAVE REG pushbutton/lamp.		
7. 29	PD	Observe A5, A4, A2, SYLLABLE-0, IM0, DM0, and HOPSAVE REG lamps.	Lit	
7.30	PD	Observe A6 through A9, A3, A1, SYLLABLE-1, IS1 through IS4, DS1 through DS4, IM1, and DM1 lamps.	Not lit	
7. 31	PD.	Press and release ADVANCE push- buttons.		
7.32	PD	Observe A8, SYLLABLE-0, DS2, DS1, DM0, and DM0 lamps.	Lit	
7.33	PD ·	Observe A1 through A7, A9, IS1 through IS4, DS4, DS3, IM1, and DM1 lamps.	Not lit	
				·
ABC	DEF		PAGES A-	IUMBER

7. 1,

Figure 7-9. Central Processor Manual Checks (Sheet 3)

UNIT I	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.34	PD	Press and release MEM ADD REG pushbutton/lamp.		
7.35	PD	Observe A8, SYLLABLE-0, DS2, DS1, IM0, and DM0.	Not lit	·
7.36	PD	Press and release HOP SAVE REG pushbutton/lamp.	• •	
7.37	PD	Observe A4 through A8, SYLLABLE- 0, IS2, IS1, DS3, DS1, IM0, DM0, and MEM ADD REG lamps.	Lit	
7.38	PD	Observe A1 through A3, SYLLABLE- 1, IS4, IS3, DS4, DS2, IM1, and DM1 lamps.	Not lit	
7.39	PD	Press and release ADVANCE pushbuttons.		
7. 40	PD	Observe A7, A5, A3, A1, SYL- LABLE-1, IS3, IS1, DS1 through DS4, IM0, and DM0 lamps.	Lit	
7.41	PD	Observe A9, A8, A6, A4, A2, SYLLABLE-0, IS4, IS2, IM1, and DM1 lamps.	Not lit	
7.42	PD '	Press and release MEM ADD REG pushbutton/lamp.		· · · · · · · · · · · · · · · · · · ·
7.43	PD	Press and release HOPSAVE REG pushbutton/lamp.		
7.44	PD	Observe A1, A4 through A8, SYL- LABLE-0, IS2, IS1, DS3, DS1, IM0, DM0, and HOPSAVE REG lamps.	Lit	

Figure 7-9. Central Processor Manual Checks (Sheet 4)

INTE	RNATION	IAL BUSINESS MACHINES-		
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7. 45	PD	Observe A9, A3, A2, A1, SYL- LABLE-1, IS4, IS3, DS4, DS2, IM1, and DM1 lamps.	Not lit	
7.46	PD	Press and release ADVANCE push- buttons.	·	
7.47	PD	Observe A7, A5, A3, A2, SYL- LABLE-1, IS3, IS1, DS1 through DS4, IM0, and DM0 lamps.	Lit	
7.48	PD	Observe A9, A8, A6, A4, A1, SYL- LABLE-0, IS4, IS2, IM1, and DM1 lamps.	Not lit	
7. 49	PD	Press and release HOPSAVE REG pushbutton/lamps.		
7.50	PD	Press and release MEM ADD REG pushbutton/lamp.		
7.51	PD	Observe A8, A5, A4, A2, A1, SYL- LABLE-0, IS4, IS3, IM0, DM1, and MEM ADD REG lamps.	Lit	
7.52	PD	Observe A9, A7, A6, A3, SYL- LABLE-1, IS2, IS1, DS1 through DS4, IM1, and DM0 lamps.	Not lit	
7.53	PD	Press and release ADVANCE push- buttons.		
7.54	PD	Observe A7, A6, A3, SYLLABLE-1, IS2, IS1, DS4, DS2, IM1, and DM1 lamps.	Lit	
7.55	PD	Observe A9, A8, A5, A4, A2, A1, SYLLABLE-0, IS4, IS3, DS3, DS1, IM0, and DM0 lamps.	Not lit	
ALEIG	lolelel.		DACES! A	UIMOED
ABC	DEF	GHIJKLMNOPQRPAGE	PAGES 1	NUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 5)

UNII	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7. 56	PD	Press and release MEM ADD REG pushbutton/lamp.		·
7.57	PD	Press and release HOPSAVE REG pushbutton/lamp.		
7. 58	PD	Observe A8, A5, A4, A3, SYL- LABLE-0, IS4, IS3, IM0, DM1, and HOPSAVE REG lamps.	Lit	
7.59	PD .	Observe A9, A7, A6, A2, A1, SYL- LABLE-1, IS2, IS1, DS1 through DS4, IM1, and DM0 lamps.	Not lit	
7.6 0	PD	Press and release ADVANCE push- buttons.		
7.61	PD	Observe A7, A6, A3, A1, SYL- LABLE-1, IS2, IS1, DS4, DS2, IM1, and DM1 lamps.	Lit	
7. 62	PD	Observe A9, A8, A5, A4, A2, A1, SYLLABLE-1, IS2, IS1, DS4, DS2, IM0, and DM0 lamps.	Not lit	
7.63	PD	Press and release HOPSAVE REG pushbutton/lamp.		
. 64	PD	Press and release MEM ADD REG pushbutton/lamp.		
. 65	PD	Observe A7, A6, A3, A1, SYL- LABLE-1, IS2, IS1, DS4, DS2.	Lit	
		IM1, DM1, and MEM ADD REG lamps.		
7.6 6	PD	Observe A9, A8, A5, A4, A2, SYL- LABLE-0, IS2, IS1, DS4, DS2, IM0, and DM0 lamps.	Not lit	

Figure 7-9. Central Processor Manual Checks (Sheet 6)

INTE	RNATION	IAL BUSINESS MACHINES-		
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.67	PD	Press and release ADVANCE push- buttons.		
7.68	PD	Observe A8. A6, A4, A2, SYL- LABLE-0, IS4, IS2, DS4, DS3, IM1, and DM0 lamps.	Lit	
7.69	PD	Observe A9, A7, A5, A3, A1, SYLLABLE-1, IS3, IS1, DS2, DS1, IM0, and IM1 lamps.	Not lit	
7.70	PD	Press and release MEM ADD REG pushbutton/lamp.		
7.71	PD	Press and release HOPSAVE REG pushbutton/lamp.		
7.72	PD	Observe A7, A6, A3, A2, SYL- LABLE-1, IS2, IS1, DS4, DS2, IM1, DM1, and HOPSAVE REG lamps.	Lit	
7.73	PD	Observe A9, A8, A5, A4, A1, SYLLABLE-0, IS4, IS3, DS3, DS1, IM0, and DM0 lamps.	Not lit	
7.74	PD	Press and release ADVANCE push- buttons.		
7.75	PD	Observe A8, A6, A4, A2, A1, SYLLABLE-0, IS4, IS2, DS4, DS3, IM1, and DM1 lamps.	Lit	
7.76	PD	Observe A9, A7, A5, A3, SYL- LABLE-1, IS3, IS1, DS2, DS1, IM0, and DM0 lamps.	Not lit	
7.77	PD	Press and release HOPSAVE REG pushbutton/lamp.		
ABC	DEF	GHIJKLMNOPQR PAGE	1 1	UMBER

Figure 7-9. Central Processor Manual Checks (Sheet 7)

UNIT	NAME:		UNIT NO.	
Step	Panel	Opera tion	Normal Indication	Data
7. 78	PD	Press and release MEM ADD REG pushbutton/lamp.		
7.79	PD	Observe A3, A2, A1, SYLLABLE-1, IS3, IS4, DS1 through DS4, DM1 and MEM ADD REG lamps.	Lit	
7.80	PD	Observe A4 through A9, SYLLABLE- 0, IS1, IS2, IM1, and DM0 lamps.	Not lit	
7. 81	PD	Press and release ADVANCE push- button/lamp.		
7. 82	PD	Observe A8, SYLLABLE-1, IS1 through IS4, IM1, and DM0 lamps.	Lit	[:]
7.83	PD	Observe A9, A1 through A7, SYL- LABLE-0, DS1 through DS4, IM0, and DM1 lamps.	Not lit	· ·
7.84	PD	Press and release MEM ADD REG pushbutton/lamp.		* · · · · · · · · · · · · · · · · · · ·
7.85	PD	Press and release HOPSAVE REG pushbutton/lamp.		n S
7.86	PD	Observe A4, SYLLABLE-1, IS4, IS3, DS1 through DS4, IM1, DM1, and HOPSAVE REG lamps.	Lit	
7.87	PD	Observe A5 through A9, A3, A2, A1, SYLLABLE-0, IS2, IS1, IM0, and DM0 lamps.	Not lit	
EXP	NA	Steps 7.88 through 7.158 demonstrate that the single phase advance feature is functioning properly and that the ACCUMULATOR and MEMORY BUFFER, REGISTER lamps on CE panel display correct information.		

Figure 7-9. Central Processor Manual Checks (Sheet 8)

INTE	RNATION	IAL BUSINESS MACHINES-		
UNIT	IAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.88	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to SINGLE PHASE.		
7.89	CE	Observe ACC DISPLAY ENABLE lamp (press and release if not lit).	Lit	÷
7.90	CE	Observe MEM BUFFER REG lamp (press and release if not lit).	Lit	
7.91	ЪĎ	Observe TRANS REC lamp (press and release if lit).	Not lit	
7.92	CE	Press and release ADVANCE pushbutton/lamp.		
7.93	CE	Observe BIT 14 lamp.	Lit	
7.94	CE	Observe BIT 1 through BIT 13 lamps.	Not lit	
7. 95	PD	Observe DATA-1 through 13 lamps.	Not lit	·
7.96	CE	Press and release ADVANCE push- button/lamp.		
7.97	CE	Observe BIT 1 through BIT 13 lamps.	Lit	ı
7. 98	CE	Observe BIT 14 lamp.	Not lit	
7. 99	CE	Press and release ADVANCE push- button/lamp twice.		
7.100	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 1 of Table 1.		
ABC	DEF	HIJKLMNOPQRPAGE	1 1	IUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 9)

INTERNATIONAL BUSINESS	MACHINES -	
UNIT NAME:	· .	UNIT NO.

												•													A	CCI	UM	UL	AT(R	LA	MI	PS															_										M	ЕМС	ORY	BI	JFF	ER	RE	EGIS	STE	ER	LA	MP	s			D	AT	`A	LAI	MP	s o	N P	٦ D :	PAN	EL			1
TEST	r	A/S	DLA 2	DLA 3	DLA 4	DLA 5	DLA 6	DLA 7	DLA 8	DLA 10	DLA 11	DLA 12	DLA 13	DLA 14	DLA 15	DLA 16	DLA 17	DLA 18	DLA 19	מייים	DLA 21	DLA 62	DLA 23	DIA 25	DI.A 26	DLA 27	DI.A 28	DLA 29	DLA 30	ACC 0	ACC 1	DLB 1	DLB 2	2 0 10	2000	DLB 4	DLB 5	DLB 6	DLB 7	DLB 8	DLB 9	DLB 10	DLB 11	DLB 12	DLB 13	DLB 14	DLB 15	DLB 16	DLB 17	DLB 18	DLB 19	DLB 20	0LB 21	A10	AI 2	AI 3	AI 4	BIT 1	BIT 2	BIT 3	BIT 4	BIT 6	BIT 7	BIT 8	BIT 9	BIT 10	BIT 11	BIT 12	BIT 13	BIT 14	1	2	3	4	5	9	7	80	6	01	11	13	MEM	BUFFER PARITY	
1		0 (0	0	0	0	0	0	0 0	x	х							x	x :	()	x >	()	(x	x	x	x	x	x	х	х	х	x	x	x	()	()	k :	x			T				1				1				T			0	0	х	x	x :	x 3	x	x	x	x	x	х	х	x		х	х	х	х	х	х	х	х	x	x	x ,	x x			1
2		x :	x	х	x	x	x	x	x	ĸ x	x	x	x	x	x	x	o	o							0	0	x									,	ĸ	x	x	x	x z	x :	x z	x 2	x	x	x	x	x	x	x	x z	x	ĸ x	x															x				ιl										x	
3			0	0	o	0	0	o	0 0) x	x						x																						x	x	x z	x :	x z	x 2	x :	x	x	x	x	x	x	x	x z	кļх	x	0	þ]]	x	:	x	x		x		х		x		x		x		x		x		x		x)	۲		x	
4	İ	x			x		x	x	,	κ		x		x	x		0	0						0	0	0	x							x	()	۱		1																		x		x		x)		x		x		x		x		x		x	П	х		х		x	ŀ	x	x	:		
5		이	0	이	0	0	0	이	0 0) x	X						x			()	x		\ \	۱	x	X		x			x	x		x	د :	۲		x			x		x x	ĸ		x			×		x :	x	,	۲		0	þ	x	-	x)		X		x		x		x		x		x		х		х		x	ŀ	x	x	<u>.</u>		
6		1	x	х		X			×	x	X		х			Х	이	0	0 0						0	0	X							x	(X	١		x	x .	X		×		3	x		x	x		x		2	K		X		İ	$ \ $	x		×	X		x		Х		x		x		x		х		х		X	;	x	×	۲		x	
7		이	이	0	0	0	0		-) x						- 1	.	X			,	()		X		ĺ	X		X	X			X	ı		2		-	x	×	1	×		2	x		X	X	1	X		1	K		X	0	0	11			1		X	X	x	Х	х	x	X	İ	1						x	X	x	x	x x	κ x			l
8								-		K X		X	X	Х	Х			- {		-			1											X	()	()	K				X	;	x 2	ĸ	1	×			×	-	X :		1	K X		×	П	Ш	- 1	-	x ?	1								ı	- 1		- 1	x	ļ				-					x	
9			- [٥١٥) X	X					i				-				x x	1																					-	X	X	×	X	X	X Z	K 2	۲ X	X	O	О	X	X :	X :	x	X	1						i	×	X	х	×	X	X	X		İ	-					Х	
10		1	- 1	1			X	- 1								_	°	0	9						0	10	X	1					l.,	1	1	ı	- 1	- {	- {	- (1	-	x 2	1	1	-														_	-		ŀ		X	- 1	X	X	X								- 1	- 1	- 1	- 1	XX	K X	•		
11	1		-		0	O	0					v				X			را										X	X	X	X	ı			-	-	- 1	- 1	ł	-	- 1	X 3	1	ı				1			1				ı		X							X	X						X	- 1				- 1	- 1	X 2	x					
12	1		X					ĺ		x x						v	٦				x						ʹͺ		x	v	Ļ		^	^	\	` ′	`	- 1			x x	-	X 3	`	^	- 1		,		J	x :		` '	` ^	^	X O		X	^	ı	x x	. _	ľ	X	$ \hat{\ } $		v	J			l	X	- 1				X	x	x	1	_ _			X	
14	1	٦,		- 1			x			\\^	l^		x	x	x	Ŷ		ا		-				, 0					r	î	ľ		,					İ	-		x z	-				-	x	- {	-	-	^					V	۲			-	ר ג	1				[x x	- {	$^{\uparrow}$			- 1	X	ĺ					- 1	X X	K X		Х	
15		ا		- {				- 1	ا	x	x		"	-		x	ı	x						1			x						x	 x	,	()		-					x ,	ς,	x z	ı	-					١,	κĺ,	,	x	0	6	x	x	-	x	"	x	x			x		- 1	x	x	x		Ŷ			x	Y		^	^ ر	` ^		v	
16	1	x			x				x z				x				- 1								0	0	x						x			,	ĸ						x x			- 1					x :	ł	Т	c x	1	1		Н	x	-	x		X	x		x	x				x	ļ		x	Ì		x	x		x z	x			^	l
17		اه	0	٥	0	0	0		0	$ \mathbf{x} $	x					x		x	x :	,	x	()	(x	:			x	x	x			x	x	()	(x	x :	x		x x	ĸ	1		x	x	x			,	ĸ			0	0			x	1	x			x			x	x		x		x		x				\mathbf{x}		,	ر x			
18			x	x		x	x	x		x	x	x		x	х	x	0	0	٥١٥						0	0	x						x			,	ر د	x	x :	x :	x		x 2	ĸ			x	x	x		\mathbf{x}	x / x	ĸ			x			:	x	×	x	:		x	x		x		x			x		x	- 1		-1	x		,	د ا		x	
19		٥	o	٥	0	o	0	0	0 0	x	x					x	x						,	١	x	x	x				x	x				,	k :	x			,	x		,	x :	x		1		x	x :	x	,	xا	x	0	6	0	۰	٥	ماه	0	0	0	0		o	0		0	٥	0	$^{\circ}$	0	٥		اه	٥	0	۰,	0	, 0	,	0	
20																	0	0						0	0	ļ	·														2	x		,	x z	x			1	x			ļ	(x	x			0	0	o		0	0	o	0	٥	o	o	o	0	o	0	٥	0	0	0	0	٥	٥	0	o c) 0		0	

A O denotes a "don't care" condition. The absence of a symbol indicates a lamp is out.

Table 1. Accumulator and Memory Buffer Register Lamp Status

A	В	C	D	E	F	G	Н	1	J	K	L	М	N	0	Ρ	Q	R	PAGE	OF	PAGES	NUMBER
																					A

NATIONA	ER	INTE
AME:	N	UNIT
Panel		Step
PD		7.101
CE		7.102
CE		7.103
PD		7.104
CE		7. 105
CE		7.106
PD		7. 107
CE I		7. 108
CE C		7. 109
PD C		7. 110
EFG) D	ABC

INT	ERNATION	NAL BUSINESS MACHINES-		
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.101	PD	Observe that the status of the DATA lamps is as shown for test 1 of Table 1.		
7.102	CE	Press and release ADVANCE push- button.		
7.103	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 2 of Table 1.		
7.104	PD	Observe that the status of the DATA lamps is as shown for test 2 of Table 1.		
7. 105	CE	Press and release ADVANCE pushbutton twice.		
7. 106	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 3 of Table 1.		
7. 107	PD	Observe that the status of the DATA lamps is as shown for test 3 of Table 1.		
7. 108	CE	Press and release ADVANCE pushbutton.		
7. 109	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 4 of Table 1.		
7. 110	PD	Observe that the status of the DATA lamps is as shown for test 4 of Table 1.		
A B C	DEF	BHIJKLMNOPQRPAGE	PAGES 1	NUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 11)

UNIT I	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.111	CE	Press and release ADVANCE push- button twice.		
7.112	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 5 of Table 1.		
7.113	PD	Observe that the status of the DATA lamps is as shown for test 5 of Table 1.		·
7.114	CE	Press and release ADVANCE pusb- button.		
7.115	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 6 of Table 1.		
7, 116	PD	Observe that the status of the DATA lamps is as shown for test 6 of Table 1.		
7.117	CE	Press and release ADVANCE push- button twice.	•	
7.118	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 7 of Table 1.		
7.119	PD	Observe that the status of the DATA lamps is as shown for test 7 of Table 1.		
7.120	CE	Press and release ADVANCE pushbutton.		
ABC	DEF	GHIJKLMNOPQRPAGE	PAGES	NUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 12)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.121	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 8 of Table 1.		
7.122	PD	Observe that the status of the DATA lamps is as shown for test 8 of Table 1.		
7.123	CE	Press and release ADVANCE push- button twice.		
7.124	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 9 of Table 1.	-	
7.125	PD	Observe that the status of the DATA lamps is as shown for test 9 of Table 1.		·
7.126	CE	Press and release ADVANCE push- button.		
7.127	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 10 of Table 1.		
7. 128	PD	Observe that the status of the DATA lamps is as shown for test 10 of Table 1.		
7.129	CE	Press and release ADVANCE push- button twice.		
ABC	DEF		PAGES I	NUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 13)

UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.130	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 11 of Table 1.		
7.131	PD	Observe that the status of the DATA lamps is as shown for test 11 of Table 1.		
7.132	CE	Press and release ADVANCE push- button.		
7.133	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 12 of Table 1.		
7.134	PD	Observe that the status of the DATA lamps is as shown for test 12 of Table 1.		
7.135	CE	Press and release ADVANCE push- button twice.		
7.136	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 13 of Table 1.	•	
7. 137	PD	Observe that the status of the DATA lamps is as shown for test 13 of Table 1.		
7. 138	CE	Press and release ADVANCE push- button.	,	,
7. 139	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 14 of Table 1.		
ABC	DEF	GHIJKLIMINOPQRIPAGE	PAGES N	IUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 14)

INTE	INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT	NO.	
S tep	Panel	Operation	Norma Indicati	1 112	ta
7.140	PD	Observe that the status of the DATA lamps is as shown for test 14 of Table 1.			
7.141	CE	Press and release ADVANCE push- button twice.			
7.142	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 15 of Table 1.			
7.143	PD	Observe that the status of the DATA lamps is as shown for test 15 of Table 1.			
7.144	CE	Press and release ADVANCE push- button.			•
7.145	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 16 of Table 1.			
7.146	PD	Observe that the status of the DATA lamps is as shown for test 16 of Table 1.		·	
7.147	CE	Press and release ADVANCE push- button twice.	· ·		
7.148	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 17 of Table 1.			*
7.149	PD	Observe that the status of the DATA lamps is as shown for test 17 of Table 1.			
ABC	DEF		PAGES	NUMBE A-	R

7-9,05

Figure 7-9. Central Processor Manual Checks (Sheet 15)

INTE	RNATION	IAL BUSINESS MACHINES-		
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7. 150	CE	Press and release ADVANCE push- button.		
7. 151	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 18 of Table 1.		
7.152	PD	Observe that the status of the DATA lamps is as shown for test 18 of Table 1.		· .
7. 153	CE	Press and release ADVANCE push- button twice.		
7.154	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 19 of Table 1.		
7. 155	PD	Observe that the status of the DATA lamps is as shown for test 19 of Table 1.		٠.
7.156	CE	Press and release ADVANCE push- button.		,
7.157	CE	Observe that the status of the ACCUMULATOR and MEMORY BUFFER REGISTER lamps is as shown for test 20 of Table 1.		
7, 158	PD	Observe that the status of the DATA lamps is as shown for test 20 of Table 1.		·
EXP	NA .	Steps 7.159 through 7.207 substantiate that the PHASE and BIT GATE lamps on CE panel display correct information and that the single bit advance feature is functioning properly.		
ABC	DEF	SHIJKLMNOPQR PAGE	PAGES A-	UMBER

Figure 7-9. Central Processor Manual Checks (Sheet 16)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	· Operation	Normal Indication	Data
7. 159	CE	Observe TIMING DISPLAY ENABLE lamp (press and release if not lit).	Lit	
7. 160	CE	Press and release ADVANCE push- button.		·
7.161	CE	Observe PHASE-A and BG10 lamps.	Lit	
7. 162	CE	Observe PHASE-B and C, BG1 through BG9, and BG11 through BG14 lamps.	Not lit	
7. 163	CE	Press and release ADVANCE push- button/lamp.		
7. 164	CE	Observe PHASE-B and BG2 lamps.	Lit	
7. 165	CE	Observe PHASE-A and B, BG1, and BG2 through BG14 lamps.	Not lit	
7. 166	CE	Press and release ADVANCE push- button/lamp.		
7. 167	CE	Observe PHASE-C and BG1 lamps.	Lit	
7. 168	CE	Observe PHASE-A and B and BG2 through BG14 lamps.	Not lit	
7. 169	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to SINGLE BIT.	,	
7. 170	CE	Press and release ADVANCE push- button/lamp.	,	
7. 171	CE	Observe BG2 lamp.	Lit	
7. 172	CE	Observe BG1 and BG3 through BG14 lamps.	Not lit	
A STATE				
ABC	DEF	GHIJKLMNOPQRPAGE		UMBER

Figure 7-9. Central Processor Manual Checks (Sheet 17)

INTERNATIONAL BUSINESS MACHINES-						
UNIT N	NAME:		NAME: UNIT NO		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data		
7, 173	CE	Press and release ADVANCE push- button/lamp.	•	· · .		
7.174	CE	Observe BG3 lamp.	Lit	. · · · · · · · · · · · · · · · · · · ·		
7.175	CE	Observe BG1, BG2, and BG4 through BG14 lamps.	Not lit			
7.176	CE	Press and release ADVANCE push- button/lamp.				
7.177	CE	Observe BG4 lamp.	Lit			
7.178	CE	Observe BG1, BG2, BG3, and BG5 through BG14 lamps.	Not lit			
7.179	CE	Press and release ADVANCE push- button/lamp.				
7.180	CE	Observe BG5 lamp.	Lit			
7. 181	CE	Observe BG1 through BG4 and BG6 through BG14 lamps.	Not lit			
7. 182	CE	Press and release ADVANCE push- button/lamp.		·		
7.183	CE	Observe BG6 lamp.	Lit			
7. 184	CE	Observe BG1 through BG5 and BG7 through BG14 lamps.	Not lit			
7.185	CE	Press and release ADVANCE push- button/lamp.	·			
7. 186	CE	Observe BG7 lamp.	Lit			
7. 187	CE	Press and release ADVANCE push- button/lamp.				
			·			

Figure 7-9. Central Processor Manual Checks (Sheet 18)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.188	CE	Observe BG8 lamp.	Lit	
7.189	CE	Observe BG1 through BG7 and BG9 through BG14 lamps.	Not lit	
7.190	CE	Press and release ADVANCE push- button/lamp.		
7. 191	CE	Observe BG9 lamp.	Lit	
7. 192	CE	Observe BG1 through BG8 and BG10 through BG14 lamps.	Not lit	÷
7.193	CE	Press and release ADVANCE push- button/lamp.		
7.194	CE	Observe BG10 lamp.	Lit	
7.195	CE	Observe BG1 through BG9 and BG11 through BG14 lamps.	Not lit	
7.196	CE	Press and release ADVANCE push- button/lamp.		
7.197	CE	Observe BG11 lamp.	Lit	
7. 198	CE	Observe BG1 through BG10, BG12, BG13, and BG14 lamps.	Not lit	
7. 199	CE	Press and release ADVANCE push- button/lamp.		
7. 200	CE	Observe BG12 lamp.	Lit	
7. 201	CE	Observe BG1 through BG11, BG13, and BG14 lamps.	Not lit	
7. 202	CE	Press and release ADVANCE push- button/lamp.		
ABC	DEF		PAGES N	IUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 19)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	·
Step	Panel	Operation	Normal Indication	Data
7. 203	CE	Observe BG13 lamp.	.Lit	·
7.204	CE	Observe BG1 through BG12 and BG14 lamps.	Not lit	
7. 205	CE	Press and release ADVANCE push- button/lamp.		:
7. 206	CE	Observe PHASE-C and BG14 lamps.	Lit	
7. 207	CE	Observe PHASE-A and B and BG1 through BG13 lamps.	Not lit	
EXP	NA	Steps 7.208 through 7.246 demonstrate that the OP CODE lamps on PD panel display correct information.		
7.208	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to NORM.		. :
7. 209	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DIS- PLAY RESET pushbuttons.		
7.210	MLDD	Press and release MODULE-0/1, IS4, IS2, A8, A6, A4, and A2 pushbutton/lamps (INSTRUCTION ADDRESS area).		·
7.211	PD	Press and release ADVANCE push- button/lamp.		
7.212	MLDD	Observe COMMAND and COMPUTER -MODULE-1, SYL-0, IS4, IS2, A8, A6, A4, and A2 lamps. (INSTRUC- TION ADDRESS area.)	Lit	
ABC	DEF		PAGES N	UMBER

Figure 7-9. Central Processor Manual Checks (Sheet 20)

INTE	RNATION	IAL BUSINESS MACHINES-	·	
UNIT	NAME:		UNIT NO).
Step	Panel	Operation	Normal Indication	Data
7.213	MLDD	Observe COMMAND and COM- PUTER-MODULE-0, SYL-1, IS2, IS1, A7, A5, A3, and A1 lamps. (INSTRUCTION ADDRESS area.)	Not lit	
7.214	MLDD	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to SINGLE INST.		
7.215	PD	Press and release ADVANCE pushbutton.		
7.216	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to SINGLE PHASE.		
7.217	CE	Press and release ADVANCE push- button three times.		
7.218	, bD	Observe OP1 through OP4 lamps.	Lit	
7.219	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to NORM.		
7.220	MLDD	Press and release COMMAND DISPLAY RESET and COMPTR DISPLAY RESET pushbuttons.		
7.221	MLDD	Press and release MODULE-0/1, SYL-0/1, IS4, IS3, IS2, IS1, A8 A4, and A3 pushbutton/lamps. (INSTRUCTION ADDRESS area.)		
7.222	CE .	Press and release ADVANCE push- button.		
7.223	MLDD	Observe COMMAND and COM- PUTER-MODULE-1, SYL-1, IS4, IS3, IS2, IS1, A8, A4, and A3 lamps. (INSTRUCTION ADDRESS area.)	Lit	
ABC	DEF	HIJKLMNOPQRPAGE	PAGES	NUMBER
			OF A-	· · · · · · · · · · · · · · · · · · ·

7-9, 21.

Figure 7-9. Central Processor Manual Checks (Sheet 21)

INTERNATIONAL BUSINESS MACHINES-				
UNIT !	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.224	MLDD	Observe COMMAND and COM- PUTER-MODULE-0, SYL-0, A7, A6, A5, A2, and A1 lamps. (INSTRUCTION ADDRESS area.)	Not lit	
7.225	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to SINGLE INST.		
7.226	PD	Press and release ADVANCE push- buttons.		
7.227	PD	Observe OP1 and OP3 lamps.	Lit	
7.228	PD	Observe OP2 and OP4 lamps.	Not lit	:
7.229	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to NORM.		·
7.230	PD	Set PROG REG A-SIGN toggle switch to on (up).		
7.231	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DIS- PLAY RESET pushbutton.		
7.232	MLDD	Press and release A6, A3, A2, and A1 pushbutton/lamps.		
7.233	PD	Press and release ADVANCE push- buttons.		
7.234	MLDD .	Observe COMMAND and COM- PUTER-MODULE-0, SYL-0, A6, A3, A2, and A1 lamps. (INSTRUC- TION ADDRESS area.)	Lit	
ABC	DEF		PAGES N	IUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 22)

INTE	INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
7. 235	MLDD	Observe COMMAND and COM- PUTER-MODULE-1, SYL-1, A6, A3, A2, and A1 lamps.	Not lit		
7.236	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to SINGLE INST.		i.	
7.237	CE	Press and release ADVANCE push- button.			
7.238	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to SINGLE PHASE.		·	
7 . 239	PD	Observe OP1 through OP3 lamps.	Lit		
7. 240	PD	Observe OP4 lamp.	Not lit		
7. 241	PD	Press and release ADVANCE push- button three times.			
7.242	PD.	Observe OP1, OP2, and OP4 lamps.	Lit		
7.243	PD	Observe OP3 lamp.	Not lit	-	
7.244	PD	Press and release ADVANCE push- button/lamp three times.			
7.245	PD	Observe OP2 and OP3 lamps.	Lit		
7.246	PD	Observe OP1 and OP4 lamps.	Not lit		
EXP	NA	Steps 7.247 through 7.323 substantiate that the manual machine reset and halt reset features are functioning properly.			
ABC	DEF	GHIJKLMNOPQRPAGE	PAGES N	UMBER	
			¥ A-		

Figure 7-9. Central Processor Manual Checks (Sheet 23)

UNIT N	AME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.247	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to NORM.		
7, 247.1	TRMC	Press and release ML/DD push- button/lamp.		
7.248	TRMC	Observe ML lamp.	Lit	
7.249	TRMC	Observe DD lamp.	Not lit	
7.250	MLDD	Set MODE control switch to DIS- PLAY-REPEAT.		
7.251	MLDD	Press and release COMMAND DIS- PLAY RESET and COMPTR DIS- PLAY RESET pushbutton/lamp.		
7.252	MLDD	Press and release OP4, OP2, OP1, OA4, OA3, OA2, and OA1 pushbutton/lamps.		
7.253	PD	Press and release RESET-MA- CHINE pushbutton/lamp.		
7.254	MLDD	Press and release REPEAT/RE- PEAT pushbutton/lamp.	·	
7.255	MLDD	Observe REPEAT lamp.	Lit	
7.256	MLDD	Observe REPEAT lamp.	Not lit	
7.257	MLDD	Observe COMMAND and COM- PUTER-MODULE-0 OP4, OP3, OP2, OP1, OA4, OA3, OA2, and OA1 lamps (DATA ADDRESS area).	Lit	
7.258	MLDD	Observe COMMAND and COMPU- TER-DS1 through DS4, MODULE- 1, and OA5 through OA9 lamps. (DATA ADDRESS area.)	Not lit	• • • •

Figure 7-9. Central Processor Manual Checks (Sheet 24)

INTE	RNATION	IAL BUSINESS MACHINES-		
UNIT	IAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.259	PD	Set PROG REG A-SIGN toggle switch to off.		
7.260	MLDD	Press and release REPEAT/RE- PEAT pushbutton/lamp.		÷.
7.261	MLDD	Observe REPEAT lamp.	Lit	
7.262	MLDD	Observe REPEAT lamp.	Not lit	
7.263	TRMC	Press and release ML/DD push- button/lamp.	·	
7.264	TRMC	Observe ML lamp.	Not lit	
7.265	TRMC	Observe DD lamp.	Lit	
7.266	MLDD	Verify that DISPLAY SELECT switch is set to AI3-DATA.		
7.267	MLDD	Press and release ADDRESS COMPARE-DATA/INS pushbutton/lamp.	·	
7.268	MLDD	Observe ADDRESS COMPARE-DATA lamp.	Lit	
7.269	MLDD	Observe ADDRESS COMPARE-INS lamp.	Not lit	
7.270	MLDD	Press and release OA4, OA3, and OA2 pushbutton/lamps.		
7.271	PD	Set PROG REG A-SIGN toggle switch to on.		
7.272	MLDD	Observe COMMAND and COMPUTER-MODULE-0, OA4, OA3, and OA2 lamps (DATA ADDRESS area).	Lit	
ABC	DEF		1	UMBER
111	1 1 1		F A-	

Figure 7-9. Central Processor Manual Checks (Sheet 25)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	IAME:		UNIT NO.	
Step	Panel .	Operation	Normal Indication	Data
7. 273	MLDD	Observe COMMAND and COM- PUTER-DS4, DS3, DS2, DS1, MODULE-1, OA6 through OA9, and OA1 lamps. (DATA ADDRESS area.)	Not lit	
7.274	MLDD	Observe COMPUTER-25 lamp.	Lit	
7.275	MLDD	Observe COMPUTER-SIGN and 2 through 24 lamps.	Not lit	
7.276	PD	Observe that P40 lamp is flashing.		
7.277	PD	Press and release RESET-MACHINE pushbutton/lamp.		
7.278	MLDD	Observe COMPUTER-24 lamp.	Lit	
7.279	MLDD	Observe COMPUTER-SIGN, 1 through 23, and 25 lamps.	Not lit	
7.280	PD	Observe P40 lamp.	Flashing	
7.281	PD	Press and release RESET-MACHINE pushbutton/lamp.		•
7.282	MLDD	Observe COMPUTER-24 and 25 lamps.	Lit	
7.283	MLDD	Observe COMPUTER-SIGN and 1 through 23 lamps.	Not lit	,
7. 284	PD	Observe P40 lamp.	Flashing	
7.285	PD	Press and hold RESET-HALT push- button/lamp.		
7. 286	PD	Observe P40 lamp.	Not flash- ing	
ABC	DEF		PAGES N	UMBER

Figure 7-9. Central Processor Manual Checks (Sheet 26)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	IAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7. 287	MLDD	Observe COMPUTER-24 and 25 lamps.	Lit	
7. 288	MLDD	Observe COMPUTER- SIGN and 1 through 23 lamps.	Not lit	·
7. 289	PD	Release RESET-HALT pushbutton/lamp.		
7. 290	MLDD	Observe COMPUTER- 23 lamp.	Lit	
7. 291	MLDD	Observe COMPUTER-SIGN, 1 through 22, 24, and 25 lamps.	Not lit	
7. 292	PD	Observe P40 lamp.	Flashing	
7. 293	MLDD	Press and release ADDRESS COM- PARE-DATA/INS pushbutton/lamp.		
7, 294	MLDD	Observe ADDRESS COMPARE-DATA lamp.	Not lit	
7. 295	MLDD	Observe ADDRESS COMPARE-INS lamp.	Lit	
7. 296	MLDD	Press and release A6, A3, A2, and A1 pushbutton/lamps.		
7. 297	MLDD	Observe COMMAND and COMPUTER-MODULE-0, SYL-0, A6, A3, A2, and A1 lamps (INSTRUCTION ADDRESS area).		
7. 298	MLDD	Observe COMMAND and COMPUTER-MODULE-1, SYL-1, A8, A7, A5, A4, and A1 lamps (INSTRUCTION ADDRESS area).		
7. 299	MLDD	Set MODE CONTROL switch to PROG CYCLE-ADR HOLD.	·	
ABC	DEF		PAGES A-	IUMBER

7-9, 2%

Figure 7-9. Central Processor Manual Checks (Sheet 27)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	·
Step	Panel	Operation	Normal Indication	Data
7.300	PD	Observe P40 lamp.	Not flash- ing	
7.301	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to SINGLE INST.		`.
7.302	PD	Press and release MEM ADD REG pushbutton/lamp.		
7.303	PD	Observe MEM ADD REG lamp.	Lit	
7.304	PD	Press and release HOPSAVE REG pushbutton/lamp.		
7.305	PD	Observe HOPSAVE REG lamp.	Not lit	
7.306	PD	Press and release ADVANCE push- button twice.		
7.307	PD	Observe A6, A4, and A1 lamps.	Lit	
7.308	PD	Observe A9, A8, A7, A5, A3, and A2 lamps.	Not lit	
7.309	MLDD	Set MODE CONTROL switch to DIS- PLAY-REPEAT.		
7.310	MLDD	Press and release ADDRESS COM- PARE-DATA/INS pushbutton/lamp.		
7.311	MLDD	Observe ADDRESS COMPARE-DATA lamp.	Lit	
7.312	MLDD	Observe ADDRESS COMPARE-INS lamp.	Not lit	
7.313	MLDD	Press and release OA4, OA3, and OA2 pushbutton/lamps.		
Alpin	DEF	 G H J K L M N O P Q R PAGE	PAGES N	UMBER
<u> </u>			F A-	OWDER

Figure 7-9. Central Processor Manual Checks (Sheet 28)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	IAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.314	PD	Press and release RESET-HALT pushbutton/lamp.	·	
7.315	PD	Observe A6, A4, and A1 lamps.	Lit	·.
7.316	PD	Observe A9, A8, A7, A5, A3, and A2 lamps.	Not lit	
7.317	PD	Press and release RESET-MACHINE pushbutton/lamp.		
7.318	PD	Observe A6, A4, and A1 lamps.	Not lit	
7.319	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to NORM.		,
7.320	CE	Press and release ADVANCE push- button/lamp.		
7.321	MLDD	Observe COMPUTER- 23 and 25 lamps.	Lit	
7.322	MLDD	Observe COMPUTER-SIGN and 1 through 22, and 24 lamps.	Not lit	
7.323	PD	Observe P40 lamp.	Flashing	
EXP	NA	Steps 7.324 through 7.455 substantiate that data can be correctly entered in the central processor with the PROG REG A and B toggle switches and that P1 through P40 lamps display correct information.		
7.324	PD	Set PROG REG A-2, 7, and 12 toggle switches to on (up).		
7.325	PD	Verify that all other PROG REG-A and B toggle switches are off (down).		
ABC	DEF	HIJKLMNOPOR PAGE	1	UMBER

Figure 7-9. Central Processor Manual Checks (Sheet 29)

Step Panel Operation Normal Indication Data 7. 326 PD Press and release RESET-MACHINE pushbutton/lamp. 7. 327 MLDD Press and release COMMAND DIS-PLAY RESET pushbutton/lamp. 7. 328 MLDD Press and release ADDRESS COM-PARE-DATA/INS lamp. 7. 329 MLDD Observe ADDRESS COMPARE-DATA lamp. 7. 330 MLDD Observe ADDRESS COMPARE-INS lamp. 7. 331 MLDD Press and release A6, A5, A4, and A3 pushbutton/lamps. 7. 332 MLDD Observe COMMAND and COMPUTER-A6, A5, A4, and A3 lamps. 7. 333 MLDD Observe COMMAND and COMPUTER-A8, A7, A2, and A1 lamps. 7. 334 PD Set PROG REG B-25, toggle switch to on (up). 7. 335 MLDD Observe P2, P4, P10, P20 and P40 lamps. 7. 338 PD Set PROG REG B-25 toggle switch to off and PROG REG B-24 toggle switch to off.	INTERNATIONAL BUSINESS MACHINES-				
7.326 PD Press and release RESET-MACHINE pushbutton/lamp. 7.327 MLDD Press and release COMMAND DIS-PLAY RESET pushbutton/lamp. 7.328 MLDD Press and release ADDRESS COMPARE-DATA/INS lamp. 7.329 MLDD Observe ADDRESS COMPARE-INS lamp. 7.330 MLDD Observe ADDRESS COMPARE-INS lamp. 7.331 MLDD Press and release A6, A5, A4, and A3 pushbutton/lamps. 7.332 MLDD Observe COMMAND and COMPUTER-A6, A5, A4, and A3 lamps. 7.333 MLDD Observe COMMAND and COMPUTER-A8, A7, A2, and A1 lamps. 7.334 PD Set PROG REG B-25, toggle switch to on (up). 7.335 MLDD Observe P1 lamp. Lit 7.337 PD Observe P2, P4, P10, P20 and P40 lamps. 7.338 PD Set PROG REG B-25 toggle switch to off and PROG REG B-24 toggle switch to off and PROG REG B-24 toggle switch to on.	UNIT	IAME:	·	UNIT NO.	~
pushbutton/lamp. Press and release COMMAND DIS-PLAY RESET pushbutton/lamp. Press and release ADDRESS COM-PARE-DATA/INS lamp. Observe ADDRESS COMPARE-DATA Not lit lamp. Observe ADDRESS COMPARE-INS Lit lamp. Description of the press and release A6, A5, A4, and A3 pushbutton/lamps. MLDD Press and release A6, A5, A4, and A3 pushbutton/lamps. Description of the press and A3 lamps. Description of the press and A3 lamps. Description of the press and A1 lamps. Description of the press and A1 lamps. Description of the press and A1 lamps. Description of the press and A1 lamps. Description of the press and A1 lamps. Description of the press and A1 lamps. Description of the press and A1 lamps. Description of the press and A1 lamps. Description of the press and A1 lamps. Description of the press and A1 lamps. Lit Description of the press and A1 lamps. Lit Description of the press and A1 lamps. Lit Description of the press and A1 lamps. Lit Description of the press and A1 lamps. Lit Description of the press and A1 lamps. Lit Description of the press and A1 lamps. Lit Description of the press and A1 lamps. Lit Description of the press and A1 lamps. Lit Description of the press and A1 lamps. Lit Description of the press and A1 lamps. Lit Description of the press and A1 lamps. Lit Description of the press and A1 lamps. Description of the press and A2 lamps. Lit Description of the press and A2 lamps. Lit Description of the press and A2 lamps. Lit Description of the press and A2 lamps. Description of the press and A2 lamps. Description of the press and A2 lamps. Description of the press and A2 lamps. Description of the press and A2 lamps. Description of the press and A2 lamps. Description of the press and A2 lamps. Description of the press and A2 lamps. Description of the press and A2 lamps. Description of the press and A2 lamps. Description of the press and A2 lamps. Description of the press and A2 lamps. Description of the press and A2 lamps. Description of the press	Step	Panel	Operation	= '	Data
PLAY RESET pushbutton/lamp. Press and release ADDRESS COM-PARE-DATA/INS lamp. Observe ADDRESS COMPARE-DATA Not lit lamp. Observe ADDRESS COMPARE-INS lamp. Observe ADDRESS COMPARE-INS lamp. Press and release A6, A5, A4, and A3 pushbutton/lamps. Observe COMMAND and COMPUTER-A6, A5, A4, and A3 lamps. Observe COMMAND and COMPUTER-Not lit A8, A7, A2, and A1 lamps. Set PROG REG B-25, toggle switch to on (up). Observe P1 lamp. Discreve P2, P4, P10, P20 and P40 lamps. Description on PD Set PROG REG B-25 toggle switch to off and PROG REG B-24 toggle switch to off and PROG REG B-24 toggle switch to on.	7. 326	PD		•	
PARE-DATA/INS lamp. 7.329 MLDD Observe ADDRESS COMPARE-DATA lamp. 7.330 MLDD Observe ADDRESS COMPARE-INS lamp. 7.331 MLDD Press and release A6, A5, A4, and A3 pushbutton/lamps. 7.332 MLDD Observe COMMAND and COMPUTER-A6, A5, A4, and A3 lamps. 7.333 MLDD Observe COMMAND and COMPUTER-A8, A7, A2, and A1 lamps. 7.334 PD Set PROG REG B-25, toggle switch to on (up). 7.335 MLDD Observe COMPUTER-25 lamp. Lit 7.336 PD Observe P1 lamp. Lit 7.337 PD Observe P2, P4, P10, P20 and P40 lamps. 7.338 PD Set PROG REG B-25 toggle switch to off and PROG REG B-24 toggle switch to off and PROG REG B-24 toggle switch to on.	7.327	MLDD	1		
1 amp. 7.330 MLDD Observe ADDRESS COMPARE-INS lamp. 7.331 MLDD Press and release A6, A5, A4, and A3 pushbutton/lamps. 7.332 MLDD Observe COMMAND and COMPUTER-A6, A5, A4, and A3 lamps. 7.333 MLDD Observe COMMAND and COMPUTER-A8, A7, A2, and A1 lamps. 7.334 PD Set PROG REG B-25, toggle switch to on (up). 7.335 MLDD Observe COMPUTER-25 lamp. Lit 7.336 PD Observe P1 lamp. Lit 7.337 PD Observe P2, P4, P10, P20 and P40 lamps. 7.338 PD Set PROG REG B-25 toggle switch to off and PROG REG B-24 toggle switch to off and PROG REG B-24 toggle switch to on.	7.328	MLDD			
7.331 MLDD Press and release A6, A5, A4, and A3 pushbutton/lamps. 7.332 MLDD Observe COMMAND and COMPUTER-A6, A5, A4, and A3 lamps. 7.333 MLDD Observe COMMAND and COMPUTER-Not lit A8, A7, A2, and A1 lamps. 7.334 PD Set PROG REG B-25, toggle switch to on (up). 7.335 MLDD Observe COMPUTER-25 lamp. 7.336 PD Observe P1 lamp. Observe P1 lamp. Clit Computer P2, P4, P10, P20 and Not lit P40 lamps. 7.338 PD Set PROG REG B-25 toggle switch to off and PROG REG B-24 toggle switch to off and PROG REG B-24 toggle switch to on.	7.329	MLDD	1	Not lit	
A3 pushbutton/lamps. 7.332 MLDD Observe COMMAND and COMPUTER-A6, A5, A4, and A3 lamps. 7.333 MLDD Observe COMMAND and COMPUTER-A8, A7, A2, and A1 lamps. 7.334 PD Set PROG REG B-25, toggle switch to on (up). 7.335 MLDD Observe COMPUTER-25 lamp. 7.336 PD Observe P1 lamp. Discrete P2, P4, P10, P20 and P40 lamps. 7.338 PD Set PROG REG B-25 toggle switch to off and PROG REG B-24 toggle switch to off and PROG REG B-24 toggle switch to on.	7.330	MLDĎ		Lit	
A6, A5, A4, and A3 lamps. 7.333 MLDD Observe COMMAND and COMPUTER-A8, A7, A2, and A1 lamps. 7.334 PD Set PROG REG B-25, toggle switch to on (up). 7.335 MLDD Observe COMPUTER-25 lamp. 7.336 PD Observe P1 lamp. 7.337 PD Observe P2, P4, P10, P20 and P40 lamps. 7.338 PD Set PROG REG B-25 toggle switch to off and PROG REG B-24 toggle switch to on.	7.331	MLDD			
A8, A7, A2, and A1 lamps. 7.334 PD Set PROG REG B-25, toggle switch to on (up). 7.335 MLDD Observe COMPUTER-25 lamp. PD Observe P1 lamp. Clit Compared P1 lamp. Doserve P2, P4, P10, P20 and P40 lamps. Compared P2 Set PROG REG B-25 toggle switch to off and PROG REG B-24 toggle switch to on.	7.332	MLDD		Lit	
to on (up). 7.335 MLDD Observe COMPUTER-25 lamp. Computer P1 lamp. Computer P2 lamp. Computer P3 lamp. Lit Computer P4 lamp. Lit Computer P4 lamp. Computer P4 lamp. Lit Computer P4 lamp. Lit Computer P4 lamp. Set P8 lamp. Computer P4 lamp. Lit Computer P4 lamp. Set P8 lamp. Computer P4 lamp. Lit Computer P4 lamp. Set P8 lamp. Computer P4 lamp. Set P8 lamp. Computer P4 lamp. Computer	7.333	MLDD		Not lit	
7.336 PD Observe P1 lamp. Character P1 lamp. Discrept P2 P4 P10 P20 and P40 lamps. Discrept P3 P4 P10 P20 and P40 lamps. Discrept P4 P10 P20 and P40 lamps. Discrept P5 P4 P10 P20 and P40 lamps. Discrept P5 P4 P10 P20 and P40 lamps. Discrept P5 P4 P10 P20 and P40 lamps. Discrept P5 P4 P10 P20 and P40 lamps. Discrept P5 P4 P10 P20 and P40 lamps. Discrept P5 P4 P10 P20 and P40 lamps. Discrept P5 P4 P10 P20 and P40 lamps. Discrept P5 P4 P10 P20 and P40 lamps. Discrept P5 P4 P10 P20 and P40 lamps. Discrept P5 P4 P10 P20 and P40 lamps. Discrept P5 P4 P10 P20 and P40 lamps. Discrept P5 P4 P10 P20 and P40 lamps. Discrept P5 P4 P10 P40 lamps. Discrept P5 P4 P40 P40 P40 lamps. Discrept P5 P4 P40 P40 P40 lamps. Discrept P5 P4 P40 P40 P40 lamps. Discrept P5 P4 P40 P40 P40 lamps. Discrept P5 P4	7.334	PD			
7.337 PD Observe P2, P4, P10, P20 and P40 lamps. 7.338 PD Set PROG REG B-25 toggle switch to off and PROG REG B-24 toggle switch to on.	7.335	MLDD	Observe COMPUTER-25 lamp.	Lit	
P40 lamps. 7.338 PD Set PROG REG B-25 toggle switch to off and PROG REG B-24 toggle switch to on.	7.336	PD	Observe P1 lamp.	Lit	
to off and PROG REG B-24 toggle switch to on.	7.337	PD		Not lit	
7.339 MLDD Observe COMPUTER-24 lamp. Lit	7.338	PD	to off and PROG REG B-24 toggle		
	7.339	MLDD	Observe COMPUTER-24 lamp.	Lit	
A B C D E F G H I J K L M N O P Q R PAGE PAGES NUMBER	ABC	NEIE!		PACEC	NUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 30)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	IAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.340	PD	Observe P2 lamp.	Lit	
7. 341	PD	Observe P1, P4, P10, P20, and P40 lamps.	Not lit	·
7.342	PD.	Set PROG REG B-24 toggle switch to off and PROG REG B-23 toggle switch to on.		
7. 343	MLDD	Observe COMPUTER-23 lamp.	Lit .	
7. 344	PD	Observe P4 lamp.	Lit	
7. 345	PD	Observe P1, P2, P10, P20, and P40 lamps.	Not lit	
7.346	PD	Set PROG REG B-23 toggle switch to off and PROG REG B-22 toggle switch to on.		
7. 347	MLDD	Observe COMPUTER-22 lamp.	Lit	
7. 348	PD	Observe P10 lamp.	Lit	,
7. 349	PD	Observe P1, P2, P4, P20, and P40 lamps.	Not lit	
7. 350	·PD	Set PROG REG B-22 toggle switch to off and PROG REG B-21 toggle switch to on.		
7. 351	MLDD	Observe COMPUTER-21 lamp.	Lit	
7. 352	PD	Observe P20 lamp.	Lit	•
7, 353	PD	Observe P1, P2, P4, P10, and P40 lamps.	Not lit	
7, 354	PD	Set PROG REG B-21 toggle switch to off and PROG REG B-20 toggle switch to on.		
ABC	DEF		PAGES N	IUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 31)

UNIT NAME: UNIT NO.				
Step	Panel	Operation	Normal Indication	Data
7.355	МГĎД	Observe COMPUTER-20 lamp.	Lit	·
7.356	PD	Observe P40 lamp.	Lit	
7.357	PD	Observe P1, P2, P4, P10, and P20 lamps.	. Not lit	
7.358	PD .	Set PROG REG B-20 toggle switch to off and PRO REG B-19 toggle switch to on.	·	
7.359	MLDD	Observe COMPUTER-19 lamp.	Lit	
7.360	PD	Observe P1 through P40 lamps.	Not lit	
7. 361	рD	Set PROG REG B-19 toggle switch to off and PROG REG B-18 toggle switch to on.	·	
7. 362	MLDD	Observe COMPUTER-18 lamp.	Lit	
7. 363	PD	Set PROG REG B-18 toggle switch to off and PROG REG B-17 toggle switch to on.		
7. 364	MLDD	Observe COMPUTER-17 lamp.	Lit	
7. 3.65	PD	Set PROG REG B-17 toggle switch to off and PROG REG B-16 toggle switch to on.		
7. 366	MLDD	Observe COMPUTER-16 lamp.	Lit	
7. 367	PD	Set PROG REG B-16 toggle switch to off and PROG REG B-15 toggle switch to on.		
7. 368	MLDD	Observe COMPUTER-15 lamp.	Lit	

Figure 7-9. Central Processor Manual Checks (Sheet 32)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	IAME:		UNIT NO.	·
Step	Panel	Operation	Normal Indication	Data
7.369	PD .	Set PROG REG B-15 toggle switch to off and PROG REG B-14 toggle switch to on.		
7.370	MLDD	Observe COMPUTER-14 lamp.	`Lit	·
7.371	PD	Set PROG REG B-14 toggle switch to off and PROG REG B-13 toggle switch to on.		
7.372	MLDD	Observe COMPUTER-13 lamp.	Lit	·
7.373	PD	Set PROG REG B-13 toggle switch to off and PROG REG B-12 toggle switch to on.		
7.374	MLDD	Observe COMPUTER-12 lamp.	Lit	
7.375	ЪD	Set PROG REG B-12 toggle switch to off and PROG REG B-11 toggle switch to on.		
7.376	MLDD	Observe COMPUTER-11 lamp.	Lit	ļ
7.377	PD ·	Set PROG REG B-11 toggle switch to off and PROG REG B-10 toggle switch to on.		
7.378	MLDD	Observe COMPUTER-10 lamp.	Lit	
7.379	PD	Set PROG REG B-10 toggle switch to off and PROG REG B-9 toggle switch to on.		
7.380	MLDD	Observe COMPUTER-9 lamp.	Lit	
7.381	PD	Set PROG REG B-9 toggle switch to off and PROG REG B-8 toggle switch to on.		
Albia	alete!			
ABC	DEF	GHIJKLMNOPQRPAGE	· · · · · · · · · · · · · · · · · · ·	UMBER

7.7

Figure 7-9. Central Processor Manual Checks (Sheet 33)

INTER	RNATION	IAL BUSINESS MACHINES-		
UNIT N	AME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.382	MLDD	Observe COMPUTER-8 lamp.	Lit	
7.383	PD	Set PROG REG B-8 toggle switch to off and PROG REG B-7 toggle switch to on.		
7.384	MLDD	Observe COMPUTER-7 lamp.	Lit	
7.385	PD	Set PROG REG B-7 toggle switch to off and PROG REG B-6 toggle switch to on.	·	
7.386	MLDD	Observe COMPUTER-6 lamp.	Lit	
7.387	PD	Set PROG REG B-6 toggle switch to off and PROG REG-5 toggle switch to on.		
7.388	MLDD	Observe COMPUTER-5 lamp.	Lit	
7.389	PD	Set PROG REG B-5 toggle switch to off and PROG REG B-4 toggle switch to on.		
7.390	MLDD	Observe COMPUTER-4 lamp.	Lit	
7.391	PD	Set PROG REG B-4 toggle switch to off and PROG REG B-3 toggle switch to on.		·
7.392	MLDD	Observe COMPUTER-3 lamp.	Lit	
7.393	PD	Set PROG REG B-3 toggle switch to off and PROG REG B-2 toggle switch to on.		ţ
7.394	MLDD	Observe COMPUTER-2 lamp.	Lit	,
7.395	PD	Set PROG REG B-2 toggle switch to off and PROG REG B-1 toggle switch to on.		
ABC	DEF		PAGES A-	NUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 34)

INTERNATIONAL BUSINESS MACHINES-					
UNIT	NAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
7.396	MLDD	Observe COMPUTER-1 lamp.	Lit		
7,397	PD	Set PROG REG B-1 toggle switch to off and PROG REG B-SIGN toggle switch to on.	,	·	
7.398	MLDD	Observe COMPUTER-SIGN lamp.	Lit		
7,399	PD	Set PROG REG B-SIGN toggle switch to off.			
7.400	MLDD	Observe COMPUTER-SIGN lamp.	Not lit		
7.401	MLDD	Press and release COMMAND DIS- PLAY RESET pushbutton/lamp.			
7. 402	PD	Set PROG REG A-2, 7, and 12 toggle switches to off.			
7. 403	PD	Set PROG REG A-25 toggle switch to on.			
7. 404	MLDD	Observe COMPUTER-25 lamp.	Lit		
7. 405	PD	Set PROG REG A-25 toggle switch to off and PROG REG A-24 toggle switch to on.			
7. 406	MLDD	Observe COMPUTER-24 lamp.	Lit		
7. 407	PD	Set PROG REG A-24 toggle switch to off and PROG REG A-23 toggle switch to on.			
7. 40 8	MLDD	Observe COMPUTER-23 lamp.	Lit		
7. 409	PD	Set PROG REG A-23 toggle switch to off and PROG REG A-22 toggle switch to on.			
ARC	DEF	 	PAGES A	IUMBER	
			F A-	,	

Figure 7-9. Central Processor Manual Checks (Sheet 35)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	IAME:		UNIT NO	<u>).</u>
Step	Panel	Operation	Normal Indication	Data
7. 410	MLDD	Observe COMPUTER-22 lamp.	Lit	
7.411	PD	Set PROG REG A-22 toggle switch to off and PROG REG A-21 toggle switch to on.	:	
7.412	MLDD	Observe COMPUTER-21 lamp.	Lit	
7.413	PD	Set PROG REG A-21 toggle switch to off and PROG REG A-20 toggle switch to on.	•	
7. 414	MLDD	Observe COMPUTER-20 lamp.	Lit	
7. 415	PD	Set PROG REG A-20 toggle switch to off and PROG REG A-19 toggle switch to on.		
7. 416	MLDD	Observe COMPUTER-19 lamp.	Lit	
7. 417	PD	Set PROG REG A-19 toggle switch to off and PROG REG A-18 toggle switch to on.		
7. 418	MLDD	Observe COMPUTER-18 lamp.	Lit	
7. 419	PD	Set PROG REG A-18 toggle switch to off and PROG REG A-17 toggle switch to on.		
7. 420	MLDD	Observe COMPUTER-17 lamp.	Lit	
7. 421	PD	Set PROG REG A-17 toggle switch to off and PROG REG A-16 toggle switch to on.	·	
7. 422	MLDD	Observe COMPUTER-16 lamp.	Lit	
7. 423	PD	Set PROG REG A-16 toggle switch to off and PROG REG A-15 toggle switch to on.		
ABC	DEF	HIJKLMNOPQRPAGE	PAGES	NUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 36)

INTERNATIONAL BUSINESS MACHINES-							
UNIT NAME: UNIT NO.							
Step	Panel	Operation	Normal Indication	Data			
7,424	MLDD	Observe COMPUTER-15 lamp.	Lit				
7.425	PD	Set PROG REG A-15 toggle switch to off and PROG REG A-14 toggle switch to on.	·	:			
7.426	MLDD	Observe COMPUTER-14 lamp.	Lit				
7.427	PD .	Set PROG REG A-14 toggle switch to off and PROG REG A-13 toggle switch to on.					
7.428	MLDD	Observe COMPUTER-13 lamp.	Lit				
7.429	PD	Set PROG REG A-13 toggle switch to off and PROG REG A-12 toggle switch to on.	·				
7.430	MLDD	Observe COMPUTER-12 lamp.	Lit				
7.431	PD	Set PROG REG A-12 toggle switch to off and PROG REG A-11 toggle switch to on.					
7. 432	MLDD	Observe COMPUTER-11 lamp.	Lit	`.			
7. 433	PD	Set PROG REG A-11 toggle switch to off and PROG REG A-10 toggle switch to on.					
7. 434	MLDD	Observe COMPUTER-10 lamp.	Lit				
7. 435	PD	Set PROG REG A-10 toggle switch to off and PROG REG A-9 toggle switch to on.					
7.436	MLDD	Observe COMPUTER-9 lamp.	Lit				
ABC	DEF		PAGES N	UMBER			

Figure 7-9. Central Processor Manual Checks (Sheet 37)

INTERNATIONAL BUSINESS MACHINES-						
UNIT NAME: UNIT NO.						
Step	Panel	Operation	Normal Indication	Data		
7.437	PD	Set PROG REG A-9 toggle switch to off and PROG REG A-8 toggle switch to on.				
7.438	PD.	Observe COMPUTER-AA lamp.	Lit			
7.439	PD	Set PROG REG A-8 toggle switch to off and PROG REG A-7 toggle switch to on.				
7.440	MLDD	Observe COMPUTER-7 lamp.	Lit			
7.441	PD	Set PROG REG A-7 toggle switch to off and PROG REG A-6 toggle switch to on.				
7.442	MLDD	Observe COMPUTER-6 lamp.	Lit			
7.443	PD	Set PROG REG A-6 toggle switch to off and PROG REG A-5 toggle switch to on.				
7.444	MLDD	Observe COMPUTER-5 lamp.	Lit			
7.445	PD	Set PROG REG A-5 toggle switch to off and PROG REG A-4 toggle switch to on.				
7.446	MLDD	Observe COMPUTER-4 lamp.	Lit			
7.447	PD	Set PROG REG A-4 toggle switch to off and then set PROG REG A-3 toggle switch to on.				
7.448	MLDD	Observe COMPUTER-3 lamp.	Lit	•		
7.449	PD	Set PROG REG A-3 toggle switch to off and PROG REG A-2 toggle switch to on.				
7.450	MLDD	Observe COMPUTER-2 lamp.	Lit			
ABC	DEF	SHIJKLMNOPQRPAGE	PAGES N	UMBER		

Figure 7-9. Central Processor Manual Checks (Sheet 38)

INTERNATIONAL BUSINESS MACHINES-							
UNIT	NAME:	UNIT NO.					
Step	Panel	Operation	Normal Indication	Data			
7,451	PD	Set PROG REG A-2 toggle switch to off and PROG REG A-1 toggle switch to on.					
7.452	MLDD	Observe COMPUTER-1 lamp,	Lit				
7.453	PD	Set PROG REG A-1 toggle switch to off and PROG REG A-SIGN toggle switch to on.					
7.454	MLDD	Observe COMPUTER-SIGN lamp	Lit				
7.455	PD	Observe P40 lamp.	Flashing				
EXP	NA	Steps 7.456 through 7.480 substantiate that data can be manually loaded into the central processor memory with the MEMORY BUFFER REGISTER pushbuttons.					
7.456	MLDD	Press and release A6 and A4, pushbutton/lamps.					
7.457	MLDD	Set MODE CONTROL switch to PROG CYCLE-ADR HOLD.					
7,458	MLDD	Observe COMMAND and COMPUTER A6, A4, and A1 lamps.	Lit -				
7.459	MLDD	Observe COMMAND and COMPUTER-A8, A7, A5, A3, and A2 lamps.	Not lit _				
7.460	PD	Observe PARITY ERROR lamp (if lit press and release ERROR RESET pushbutton/lamp).	Not lit	-			
7.461	PD	Observe ERROR HOLD lamp (press and release if lit).	Not lit				
AIRIC	DEF	GHIJKLMNOPORPAGE	PAGES NU	MBER			
			F A-				

7-9 32 11

Figure 7-9. Central Processor Manual Checks (Sneet 39)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.462	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to SINGLE INST.		
7.463	CE	Press and release ADVANCE push- button		
7.464	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to SINGLE PHASE.		
7.465	CE	Press and release ADVANCE pushbutton		
7.466	CE	Observe MBR 1 through MBR 13 and ODD PARITY lamps (press and release if lit).	Not lit	
7.467	CE	Press and release BIT 4/MBR 4 and BIT 14/ODD PARITY pushbutton/lamps.		
7.468	CE	Observe MBR 2 and ODD PARITY lamps.	Lit	
7.469	CE	Press and release LOAD pushbutton.		
7.470	CE	Observe BIT 4 and BIT 14 lamps.	Lit	
7.471	CE	Press and release ADVANCE push- button twice.		
7.472	CE	Press and release BIT 2/MBR 2, BIT 10/MBR 10, BIT 11/MBR 11, BIT 12/MBR 12 and BIT 14/MBR 14 pushbutton lamps.	·	
7.473	CE	Observe MBR 2, MBR 4, MBR 10, MBR 11, and MBR 12 lamps.	Lit	
ABIC	DEF	SHIJKLIMINOPQRPAGE	PAGES	NUMBER
			F AGES A-	TOMOLIV.

Figure 7-9. Central Processor Manual Checks (Sheet 40)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	AME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.474	CE	Press and release LOAD pushbutton/lamp.		
7.475	CE	Observe BIT 2, BIT 4, BIT 10, BIT 11, BIT 12, and BIT 14 lamps.	Lit	
7.476	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to NORM.		
7,477	MLDD.	Set MODE CONTROL switch to DISPLAY-REPEAT.	<i>y.</i>	
7.478	ĊE	Press and release ADVANCE pushbutton.		·
7.479	PD	Observe P20 lamp.	Flashing	
7.480	PD	Observe P40 lamp.	Not flashing	
EXP	NA	Steps 7.481 through 7.539 demonstrate that the error hold feature and remote advance feature are functioning properly.		
7.481	PD	Press and release PARITY ERROR/ ERROR HOLD pushbutton/lamp.		
7.482	PD	Observe ERROR HOLD lamp.	Lit	
7.483	PD	Observe P20 lamp.	Not flashing	
7.484	MLDD	Observe COMPUTER-MODULE-0, SYL-0, A6, A4, A2, and A1 lamps.	Lit	· ·
7.485	MLDD	Observe COMPUTER-MODULE-1, SYL-1, IS1 through IS4, A8, A7, A5 and A3 lamps.	Not lit	
	_			
ABC	DEF		PAGES N	IUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 41)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	IAME:		UNIT NO.	
Step	Panel	Operation .	Normal Indication	Data
7.486	CE .	Connect the remote advance switch to ADV REMOTE jacks.		
7.487	CE	Actuate the remote advance switch.		
7.488	MLDD	Observe COMPUTER-MODULE-0, SYL-0, A6, A4, and A3 lamps.	Lit	
7.489	MLDD	Observe COMPUTER-MODULE-1, SYL-1, DS1 through DS4, A8, A7, A2, and A1 lamps.	Not lit	
7.490	MLDD	Press and release A6, A4, and A1 pushbutton/lamps.		
7.491	MLDD	Observe COMMAND-A6, A4, and A1 lamps.	Lit	
7.492	MLDD	Set MODE CONTROL switch to PROG CYCLE-ADR HOLD.		
7.493	PD	Press and release ERROR RESET pushbutton/lamp.		
7.494	PD	Observe PARITY ERROR lamp.	Not lit	
7.495	CE	Actuate the remote advance switch.		·
7.496	MLDD	Observe COMPUTER-MODULE-0, SYL-0, A6, A4 and A1 lamps.	Lit	
7.497	MLDD	Observe COMPUTER-MODULE-1, SYL-1, A8, A7, A5, A3, and A2 lamps.	Not lit	·
7,498	PD	Observe PARITY ERROR lamp.	Not lit	
7.499	MLDD	Press and release A2 and A1 pushbutton/lamps.		
ABC	DEF	GHIJKLMNOPQRPAGE	PAGES A-	NUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 42)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	IAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.500	CE	Actuate the remote advance switch.		·
7.501	MLDD	Observe COMPUTER-MODULE-0, SYL-0, A6, A4, and A2 lamps.	Lit	
7.502	MLDD	Observe COMPUTER-MODULE-1, SYL-1, A8, A7, A5, A3, and A1 lamps.	Not lit	
7.503	PD	Observe PARITY ERROR lamp.	Lit	
7.504	MLDD	Press and release A2 pushbutton/ lamp.		
7.505	PD	Press and release ERROR RESET pushbutton/lamp.		
7. 506	PD	Observe PARITY ERROR lamp,	Not lit	
7_507	CE	Actuate the remote advance switch.		
7.508	MLDD	Observe COMPUTER-MODULE-0, SYL-0, A6, and A4 lamps.	Lit	
7.509	MLDD	Observe COMPUTER-MODULE-1, SYL-1, A8, A7, A5, A3, A2, and A1 lamps.	Not lit	
7.510	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to SINGLE INST.	·	
7.511	CE	Actuate the remote advance switch.		
7.512	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to SINGLE PHASE.		
7.513	CE	Actuate the remote advance switch.		
ABC	DEFG	HIJKLMNOPQRPAGE		NUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 43)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	AME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.514	PĐ	Observe PARITY ERROR lamp.	Lit	
7.515	CE	Observe BIT 4 and BIT 14 lamps.	Lit .	
7.516	CE	Observe BIT 1, BIT 2, BIT 3, and BIT 5 through BIT 13 lamps	Not lit	<u></u>
7.517	CE	Press and release BIT 2/MBR 2, BIT 10/MBR 10, BIT 11/MBR 11, and BIT 12/MBR 12 lamps.		
7.518	CE	Observe MBR 4 lamp.	Lit	<u> </u>
7,519	CE	Observe MBR 1, MBR 2, MBR 3, MBR 5 through MBR 13, and ODD PARITY lamps.	Not lit	
7.520	CE	Press and release LOAD pushbutton/lamp.	·	
7.521	CE	Observe BIT 4 lamp.	Lit	
7,522	CE	Observe BIT 1, BIT 2, BIT 3, and BIT 4 through BIT 14 lamps.	Not lit	
7.523	CE	Actuate the remote advance switch twice		
7.524	CE .	Observe BIT 2, BIT 4, BIT 10, BIT 11 and BIT 12 lamps.	Lit	
7,525	CE	Observe BIT 1, BIT 3, BIT 5 through BIT 9, BIT 13 and BIT 14 lamps.	Not lit	·
7.526	CE	Press and release BIT 2/MBR 2, BIT 10/MBR 10, BIT 11/MBR 11, BIT 12/MBR 12, and BIT 14/MBR 14 pushbutton/lamps	·	
ABC	DEF		PAGES 1	NUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 44)

INTERNATIONAL BUSINESS MACHINES-					
UNIT	NAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
7.527	CE	Observe MBR 2, MBR 4, MBR 10, MBR 11, MBR 12, and ODD PARITY lamps.	Lit		
7.528	CE	Observe MBR 1, MBR 3, MBR 5 through MBR 9, and MBR 13 lamps.	Not lit	<u> </u>	
7.529	CE	Press and release LOAD pushbutton/lamp.			
7.530	CE	Observe BIT 2, BIT 4, BIT 10, BIT 11, BIT 12, and BIT 14 lamps.	Lit		
7.531	CE	Observe BIT 1, BIT 3, BIT 5 through BIT 9, and BIT 13 lamps.	Not lit		
7.532	CE	Set NORM/SINGLE BIT/SINGLE PHASE/SINGLE INST switch to NORM.	• .		
7.533	MLDD	Set MODE CONTROL switch to DISPLAY-REPEAT.			
7.534	PD.	Press and release ERROR RESET pushbutton/lamp.			
7.535	PD	Observe PARITY ERROR lamp.	Not lit		
7.536	CE	Actuate the remote advance switch.	•		
7.537	MLDD	Observe COMPUTER-MODULE-0, SYL-0, A6, A4, A2, and A1 lamps.	Lit		
7.538	MLDD	Observe COMPUTER-MODULE-1, SYL-1, A8, A7, A5, and A3 lamps.	Not lit		
7.539	PD	Observe PARITY ERROR lamp.	Lit		
AIRICI	DEF	SHIJKLMNOPQRPAGE	PAGES N	IUMBER	
		O		UMBEN	

Figure 7-9. Central Processor Manual Checks (Sheet 45)

7.540 1 7.541 1 7.542 1 7.544 1 7.545 1 7.546 1	ME: Panel	Operation	UNIT NO.	
7.540 1 7.541 1 7.542 1 7.544 1 7.545 1 7.546 1		Operation	Normal	
7.540] 7.541] 7.542] 7.543] 7.544] 7.545] 7.546]	NA		Indication	Data
7.541 1 7.542 1 7.543 1 7.544 1 7.545 1 7.546 1		Steps 7.539 through 7.549 substantiate that the PTC can be manually placed into a single step condition.		
7.542] 7.543] 7.544] 7.545] 7.546]	PD	Press and release PARITY ERROR/ ERROR HOLD pushbutton/lamp.		
7.543 1 7.544 1 7.545 1 7.546 1	PD	Observe ERROR HOLD lamp.	Not lit	· ·
7.544 I	PD	Press and release RESET-MACHINE pushbutton/lamp.		
7.545 I	PD	Observe P20 lamp.	Flashing	
7.546	PD	Press and release CST/MAN CST pushbutton/lamp.	·	,
1	PD	Observe CST and MAN CST lamps.	Lit	
7.547	PD	Observe P20 lamp.	Not flashing	
	PD	Press and release CST/MAN CST pushbutton/lamp.		
7.548 I	PD	Observe CST and MAN CST lamps	Not lit	
7.549 I	PD	Observe P20 lamp.	Flashing	
N	NA	Steps 7.550 through 7.564 substantiate that the PTC can be placed into a CST condition under external control (ACNCST).	·	
7.550 N	MLDD	Press and release ADDRESS COMPARE-DATA/INS lamp.		·
7.551 N	MLDD .	Observe ADDRESS COMPARE-DATA lamp.	Lit	
ABCD	EFG	HIJKLMNOPQRPAGE	1	UMBER

Figure 7-9. Central Processor Manual Checks (Sheet 46)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7,552	MLDD	Press and release COMMAND DISPLAY RESET pushbutton/lamp.		
7.553	MLDD	Press and release OA4, OA3, and OA2 pushbutton/lamps.	•	
7.554	PD	Set PROG REG A-SIGN toggle switch to off.	.	
7.555	PD	Set PROG REG A-1 toggle switch to on.		
7.556	MLDD	Observe COMMAND and COMPUTER MODULE 0, OA4, OA3, and OA2 lamps.	- Lit	
7.557	MLDD .	Observe COMMAND and COMPUTER DS1 through DS4, MODULE 1, OA5 through OA9, and OA1 lamps.	- Not lit	
7,558	MLDD	Observe that binary count indicated on DATA area COMPUTER lamps is incrementing.		
7.559	TRMC	Observe SEL ADR lamp (press and release if lit).	Not lit	
7,560	TRMC	Observe ADR 3 and ADR 4 lamps (press and release if not lit).	Lit	
7.561	TRMC	Observe ADR 1, ADR 2, and ADR 5 lamps.	Not lit	·
7.562	PD	Observe CST lamp.	Lit	
7.563	MLDD	Observe MODULE-0 and SYL-0 (IN-STRUCTION ADDRESS area) and MODULE-0 (DATA ADDRESS area) COMPUTER lamps.	Lit	
ABC	DEF		PAGES A	IUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 47)

INTERNATIONAL BUSINESS MACHINES-					
UNIT A	IAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
7.564	мĻDD	Observe all other COMPUTER lamps.	Not lit		
EXP	NA	Steps 7.565 through 7.568 substantiate that the PTC recognizes and stores an interrupt while in a single step condition.			
7.565	PD	Press and release I16 pushbutton lamp.			
7.566	PD	Observe I16 andINT B lamps	Lit		
7.567	MLDD	Observe COMPUTER-A7 and A1 lamps.	Lit		
7.568	MLDD	Observe COMPUTER-A8 and A2 through A6 lamps.	Not lit		
	NA	Steps 7.569 through 7.578 substantiate that the PTC can be advanced under external control (ACGACISS) while in a CST condition			
7.569	TRMC	Press and release 2 ¹¹ /2 ¹⁰ /ADR4/ 2 ⁹ pushbutton/lamp.			
7.570	TRMC	Observe ADR4 lamp.	Not lit		
7.571	TRMC	Press and release 2 ¹² /ADR5 pushbutton/lamp			
7.572	TRMC	Observe ADR5 lamp.	Lit		
7.573	MLDD	Observe COMPUTER-A7 and A2 lamps.	Lit		
ABC	DEF	HIJKLMNOPQRPAGE		NUMBER	

Figure 7-9. Central Processor Manual Checks (Sheet 48)

INTERNATIONAL BUSINESS MACHINES-					
UNIT N	NAME:		UNIT NO.		
St ep	Panel	Operation	Normal Indication	Data	
7.574	MLDD	Observe COMPUTER-A8, A6, A5, A4, A3, and A1 lamps.	Not lit		
7.575	PD	Observe I16 lamp.	Not lit		
7.576	TRMC	Press and release 2 ¹² /ADR5 pushbutton/lamp twice.			
7.577	MLDD	Observe COMPUTER-A7, A2, and A1 lamps.	Lit		
7.578	MLDD	Observe COMPUTER-A8, A6, A5, A4, and A3 lamps.	Not lit		
ЕХР	NA	Steps 7.579 through 7.586 substantiate that the PTC can not be advanced under external control while the PROG CYCLE-ADR HOLD or SINGLE STEP modes are selected.			
7.579	MLDD	Set MODE CONTROL switch to PROG CYCLE-ADR HOLD.			
7.580	TRMC	Press and release 2 ¹² /ADR5 pushbutton/lamp twice.			
7.581	MLDD	Observe COMPUTER-A7, A2, and A1 lamps.	Lit	,	
7.582	MLDD	Observe COMPUTER-A8, A6, A5, A4, and A3 lamps.	Not lit		
7.583	MLDD	Set MODE CONTROL switch to PROG CYCLE - SINGLE STEP.	·		
7.584	TRMC	Press and release 2 ¹² /ADR5 pushbutton/lamp twice.		·	
75151					
ABC	DEF		PAGES I	NUMBER	

Figure 7-9. Central Processor Manual Checks (Sheet 49)

INTE	INTERNATIONAL BUSINESS MACHINES-					
UNIT N	IAME:		UNIT NO.			
Step	Panel	Operation	Normal Indication	Data		
7.585	MLDD .	Observe COMPUTER-A7, A2, and A1 lamps.	Lit			
7.5 8 6	MLDD	Observe COMPUTER-A8, A6, A5 and A3 lamps.	Not lit			
ЕХР	NA	Steps 7.587 through 7.593 substantiate the PTC can be placed into a single step condition by a CIO 1148 command.				
7.587	MLDD	Set MODE CONTROL switch to DISPLAY-REPEAT.				
7.588	TRMC	Fress and release $2^{11}/2^{10}/\text{ADR4}/2^9$, $2^5/2^4/\text{ADR2}/2^3$ and $2^2/2^4$ ADR1/ 2^0 pushbutton/lamp.				
7.589	TRMC	Observe ADR5, ADR4, ADR2, and ADR1 lamps.	Lit			
7.590	TRMC	Press and release $2^8/2^9/{\rm ADR3/26}$ pushbutton lamp.				
7.591	TRMC	Observe ADR3 lamp.	Not lit	<u> </u>		
7.592	MLDD	Observe COMPUTER-A7 and A4 lamps.	Lit			
7.593	MLDD	Observe COMPUTER-A8, A6, A5, A3, A2, and A1 lamps.	Not lit			
		Steps 7.594 through 7.656 substantiate that the circuit which generates the PTC CST signal is functioning properly.				
ABC	DEEL	GHIJKLMNOPQRPAGE	PAGES I	ILIMPER		
700	DEF		F AGES A-	NUMBER		

Figure 7-9. Central Processor Manual Checks (Sheet 50)

INTERNATIONAL BUSINESS MACHINES-					
UNIT	IAME:		UNIT NO.		
Step	Panel	· Operation	Normal Indication	Data	
7.594	PD	Observe I15 lamp.	Lit		
7.595	TRMC	Press and release $2^5/2^4/{\rm ADR}^2/2^3$ and $2^2/2^1/{\rm ADR}1/2^0$ publibutton lamps.	. •	·.	
7.596	TRMC	Press and release 2 ¹² /ADR5 pushbutton/lamp.			
7.597	TRMC	Observe ADR5, ADR2, and ADR1 lamps.	Not lit		
7.598	TRMC	Press and release $2^{11}/2^{10}/\mathrm{ADR4}/2^9$ pushbutton/lamp.			
7.599	TRMC	Observe ADR4 lamp.	Not lit		
7.600	TRMC	Press and release 2 ¹² /ADR5 pushbutton/lamp.			
7.601	TRMC	Observe ADR5 lamp.	Lit .		
7.602	MLDD	Observe COMPUTER-A7, A4, and A1 lamps.	Lit		
7.603	MLDD	Observe COMPUTER-A8, A6, A5, A3, and A1 lamps.	Not lit.		
7.604	PD	Observe I15 lamp.	Not lit		
7.605	PD	Press and release CST/MAN CST pushbutton/lamp			
7.606	PD	Observe CST and MAN CST lamps.	Lit		
7.607	TRMC	Press $2^{12}/ ext{ADR5}$ pushbutton/lamp twice.			
AIRICI	DEF	SHIJKLMNOPQRPAGE	PAGES N	IUMBER	
			F AGES A-		

Figure 7-9. Central Processor Manual Checks (Sheet 51)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	UNIT NAME: UNIT NO.			
Step	Panel	Operation	Normal Indication	Data
7.608	MLDD	Observe COMPUTER-A7, A4, and A2 lamps.	Lit	
7.609	MLDD	Observe COMPUTER-A8, A6, A5, A3, and A1 lamps.	Not lit	
7.610	PD	Observe I15 lamp.	Lit	
7.611	PD	Press and release CST/MAN CST lamp.		·
7.612	MLDD	Observe COMPUTER-A7, A4, A2, and A1 lamps.	Lit	
7.613	MLDD	Observe COMPUTER-A8, A6, A5, A3, and A1 lamps.	Not lit	
7.614	PD	Observe I15 lamp.	Not lit	
7.615	MLDD	Set MODE CONTROL switch to PROG CYCLE-SINGLE STEP		
7.616	MLDD	Press and release ADDRESS COM- PARE - DATA/INS pushbutton/ lamp.		
7.617	MLDD	Observe ADDRESS COMPARE-INS lamp.	Lit	
7.618	MLDD	Press and release A7, A4 and A3 pushbutton/lamps.		
7.619	PD	Press and release ADVANCE pushbutton.		
7.620	MLDD	Observe COMMAND and COMPUTER A7, A4, and A3 lamps.	Lit	
				·
ABC	DEF		PAGES 1	NUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 52)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.621	MLDD	Observe COMMAND and COMPUTER A8, A6, A5, A2, and A1 lamps.	Not lit	
7.622	PD	Observe I15 lamp.	Lit	
7.623	PD	Observe INT B lamp.	Lit	
7.624	MLDD	Set MODE CONTROL switch to DIS- PLAY-REPEAT.		
7.625	PD	Press and release 2 ¹² /ADR5 pushbutton/lamp twice.		
7.626	MLDD	Observe COMPUTER-A7, A4, A3, and A1 lamps.	Lit	
7.627	MLDD	Observe COMPUTER-A8, A6, A5, and A2 lamps.	Not lit	
7.628	MLDD	Observe I15 lamp.	Lit	
7.629	TRMC	Press and release $2^{11}/2^{10}/\text{ADR4}/2^9$ $2^5/2^4/\text{ADR2}/2^3$ and $2^2/12^1/\text{ADR1}/2^0$ pushbutton/lamps.		
7.630	TRMC	Observe ADR4, ADR2, and ADR1 lamps.	Lit	
7.631	TRMC	Press and release $2^8/2^7/\text{ADR}3/2^6$ pushbutton lamp.		
7.632	TRMC	Observe ADR3 lamp.	Not lit	
7.633	PD	Observe CST lamp.	Not lit	
7.634	PD .	Observe PARITY ERROR lamp (if lit press and release ERROR RESET)	Not lit	
		·		
ABC	DEF	3 H I J K L M N O P Q R PAGE		YUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 53)

INTERNATIONAL BUSINESS MACHINES-				
UNIT NAME: UNIT NO.				
Step	Panel	Operation	Normal Indication	Data
7.635	PD	Press and release PARITY ERROR/ ERROR HOLD pushbutton lamp.		
7.636	PD	Observe ERROR HOLD lamp.	Lit	
7.637	PD	Set PROG REG A-SIGN toggle switch to on.	Lit	
7.638	MLDD	Observe COMPUTER A6, A4, and A2 lamps.	Lit	
7.639	MLDD	Observe COMPUTER A8, A7, A5, A3, and A1 lamps.	Lit	
7.640	PD	Observe PARITY ERROR, CST, and I15 lamps.	Not lit	
7.641	TRMC	Press and release 2 ¹¹ /2 ¹⁰ /ADR4/2 ⁹ pushbutton/lamp.		
7.642	TRMC	Observe ADR4 lamp.	Not lit	
7.643	TRMC	Press and release $2^{12}/\text{ADR5}$, $2^{5}/2^{4}/\text{ADR2}/2^{3}$, and $2^{2}/2^{1}/\text{ADR1}/2^{0}$ lamp.		
7.644	TRMC	Observe ADR5, ADR2, and ADR1 lamps.	Not lit	
7.645	PD	Press and release ERROR HOLD pushbutton/lamp.		
7.646	PD .	Observe ERROR HOLD lamp.	Not lit	
7.647	PD	Press and release ADVANCE pushbutton.		
7.648	PD	Observe P20 lamp.	Flashing	
ABC	DEF	GHIJKLMNOPQR PAGE	1 1	NUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 54)

Normal Dr.	INTERNATIONAL BUSINESS MACHINES-					
Step Panel Operation Indication 7.649 PD Set PROG REG A-SIGN toggle switch to off. 7.650 PD Set PROG REG A-5, 7, and 9 and PROG REG B-3 toggle switches to on. 7.651 PD Press and release RESET-MACHINE pushbutton. 7.652 PD Set PROG REG A-3 toggle switch to on and then back to off. 7.653 PD Set PROG REG A-5, 7, and 9 and PROG REG B-3 toggle switches to off. 7.654 PD Set PROG REG A-6 toggle switch to on. 7.655 PD Set PROG REG A-3 toggle switch to on and then back to off. 7.656 PD Observe II5 lamp. EXP NA Steps 7.657 through 7 substantiate that the syne error circuit is functioning properly. 7.657 TRMC Press and release 2 ¹¹ /2 ¹⁰ /ADR4/2 ⁹ , 2 ⁵ /2 ⁴ /ADR2/2 ³ , and 2 ² /2 ¹ /ADR1/2 ⁰ pushbutton/lamps. 7.658 TRMC Observe ADR4, ADR2, and ADR1 lamps. Lit		IT NO.	UNIT		NAME:	UNIT
to off. 7.650 PD Set PROG REG A-5, 7, and 9 and PROG REG B-3 toggle switches to on. 7.651 PD Press and release RESET-MACHINE pushbutton. 7.652 PD Set PROG REG A-3 toggle switch to on and then back to off. 7.653 PD Set PROG REG A-5, 7, and 9 and PROG REG B-3 toggle switches to off. 7.654 PD Set PROG REG A-6 toggle switch to on. 7.655 PD Set PROG REG A-3 toggle switch to on and then back to off. 7.656 PD Observe I15 lamp. EXP NA Steps 7.657 through 7 substantiate that the syne error circuit is functioning properly. 7.657 TRMC Press and release 211/210/ADR4/29, 25/24/ADR2/23, and 22/21/ADR1/20 pushbutton/lamps. 7.658 TRMC Observe ADR4, ADR2, and ADR1 lamps. Lit	Data	1		Operation	Panel	Step
PROG REG B-3 toggle switches to on. Press and release RESET-MACHINE pushbutton. Set PROG REG A-3 toggle switch to on and then back to off. Set PROG REG A-5, 7, and 9 and PROG REG B-3 toggle switches to off. Set PROG REG A-6 toggle switch to on. Set PROG REG A-3 toggle switch to on. Set PROG REG A-6 toggle switch to on and then back to off. Description of the back to off. Not lit EXP NA Steps 7. 657 through 7 substantiate that the syne error circuit is functioning properly. TRMC Press and release 2 ¹¹ /2 ¹⁰ /ADR4/2 ⁹ , 2 ⁵ /2 ⁴ /ADR2/2 ³ , and 2 ² /2 ¹ /ADR1/2 ⁰ pushbutton/lamps. RMC Observe ADR4, ADR2, and ADR1 Lit				EG A-SIGN toggle switch	1 4	7.649
pushbutton. 7.652 PD Set PROG REG A-3 toggle switch to on and then back to off. 7.653 PD Set PROG REG A-5, 7, and 9 and PROG REG B-3 toggle switches to off. 7.654 PD Set PROG REG A-6 toggle switch to on. 7.655 PD Set PROG REG A-3 toggle switch to on and then back to off. 7.656 PD Observe I15 lamp. EXP NA Steps 7.657 through 7 substantiate that the syne error circuit is functioning properly. 7.657 TRMC Press and release 2 ¹¹ /2 ¹⁰ /ADR4/2 ⁹ , 2 ⁵ /2 ⁴ /ADR2/2 ³ , and 2 ² /2 ¹ /ADR1/2 ⁰ pushbutton/lamps. 7.658 TRMC Observe ADR4, ADR2, and ADR1 lamps. Lit	:			EG A-5,7, and 9 and B-3 toggle switches to	PROG F	7.650
and then back to off. 7.653 PD Set PROG REG A-5, 7, and 9 and PROG REG B-3 toggle switches to off. 7.654 PD Set PROG REG A-6 toggle switch to on. 7.655 PD Set PROG REG A-3 toggle switch to on and then back to off. 7.656 PD Observe I15 lamp. EXP NA Steps 7.657 through 7 substantiate that the syne error circuit is functioning properly. 7.657 TRMC Press and release 2 ¹¹ /2 ¹⁰ /ADR4/2 ⁹ /2 ⁵ /2 ⁴ /ADR2/2 ³ , and 2 ² /2 ¹ /ADR1/2 ⁰ pushbutton/lamps. 7.658 TRMC Observe ADR4, ADR2, and ADR1 lamps. Lit				elease RESET-MACHINE	1 '	7.651
PROG REG B-3 toggle switches to off. 7.654 PD Set PROG REG A-6 toggle switch to on. 7.655 PD Set PROG REG A-3 toggle switch to on and then back to off. 7.656 PD Observe I15 lamp. EXP NA Steps 7.657 through 7 substantiate that the syne error circuit is functioning properly. 7.657 TRMC Press and release 2 ¹¹ /2 ¹⁰ /ADR4/2 ⁹ , 2 ⁵ /2 ⁴ /ADR2/2 ³ , and 2 ² /2 ¹ /ADR1/2 ⁰ pushbutton/lamps. 7.658 TRMC Observe ADR4, ADR2, and ADR1 lamps. Lit						7.652
on. 7.655 PD Set PROG REG A-3 toggle switch to on and then back to off. 7.656 PD Observe I15 lamp. EXP NA Steps 7.657 through 7 substantiate that the syne error circuit is functioning properly. 7.657 TRMC Press and release 2 ¹¹ / ₂ 10/ADR4/29, 2 ⁵ / ₂ 4/ADR2/2 ³ , and 2 ² / ₂ 1/ADR1/20 pushbutton/lamps. 7.658 TRMC Observe ADR4, ADR2, and ADR1 lamps. Lit			·		PROG F	7.653
on and then back to off. 7.656 PD Observe I15 lamp. EXP NA Steps 7.657 through 7 substantiate that the syne error circuit is functioning properly. 7.657 TRMC Press and release 2 ¹¹ /2 ¹⁰ /ADR4/2 ⁹ , 2 ⁵ /2 ⁴ /ADR2/2 ³ , and 2 ² /2 ¹ /ADR1/2 ⁰ pushbutton/lamps. 7.658 TRMC Observe ADR4, ADR2, and ADR1 Lit				EG A-6 toggle switch to	1 1 .	7.654
EXP NA Steps 7.657 through 7 substantiate that the syne error circuit is functioning properly. 7.657 TRMC Press and release 2 ¹¹ /2 ¹⁰ /ADR4/2 ⁹ , 2 ⁵ /2 ⁴ /ADR2/2 ³ , and 2 ² /2 ¹ /ADR1/2 ⁰ pushbutton/lamps. 7.658 TRMC Observe ADR4, ADR2, and ADR1 lamps. Lit				EG A-3 toggle switch to back to off.	PD Set PRO on and t	7.655
that the syne error circuit is functioning properly. 7.657 TRMC Press and release 2 ¹¹ /2 ¹⁰ /ADR4/2 ⁹ , 2 ⁵ /2 ⁴ /ADR2/2 ³ , and 2 ² /2 ¹ /ADR1/2 ⁰ pushbutton/lamps. 7.658 TRMC Observe ADR4, ADR2, and ADR1 lamps. Lit		ļit	Not lit	lamp.	PD Observe	7.656
25/24/ADR2/23, and 22/21/ADR1/20 pushbutton/lamps. 7.658 TRMC Observe ADR4, ADR2, and ADR1 lamps. Lit				e error circuit is func-	that the	EXP
lamps.			•	$1/2^3$, and $2^2/2^1/ADR1/2^0$	$2^{5/24/A}$	7.657
7.659 PD Observe SYNC ERROR lamp Lit			Lit	R4, ADR2, and ADR1	1	7.658
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		į.	Lit	NC ERROR lamp	PD Observe	7. 659
		ł				
ABCDEFGHIJKLMNOPQRPAGE PAGES NUMBI	BER	1 .			DEFGHI	ABC

Figure 7-9. Central Processor Manual Checks (Sheet 55)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
7.660	TRMC	Press and release $2^{11}/2^{10}/ADR4/2^9$, $2^5/2^4/ADR2/2^3$, and $2^2/2^1/ADR1/2^0$ pushbutton/lamps.		
7.661	rrmc	Observe ADR4, ADR2, and ADR1 lamps.	Not lit	
7.662	PD	Press and release RESET-MACHINE pushbutton/lamp.		
7.663	PD	Observe SYNC ERROR lamp.	Not lit	. ,
ABC	DEF	GHIJKLMNOPQRPAGE	PAGES N	NUMBER

Figure 7-9. Central Processor Manual Checks (Sheet 56)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel .	Operation	Normal Indication	Data
EXP	NA	Steps 8.1 through 8.33 substantiate that the test program for memory module 1 is loaded correctly into the central processor memory.		
8.1	TRMC	Observe FREE RUN SS lamp (press and release if lit).	Not lit	
8,2	TRMC	Observe FREE RUN READER lamp (press and release if lit).	Not lit	
8.3	TRMC	Observe PWR ON lamp (press and re- lease if not lit)	Lit	
8.4	TRMC	Observe INHIBIT READER lamp (press and release if lit).	Not lit	
8.5	TRMC	Observe FORWARD lamp (press and release if not lit).	Lit	
8.6	TRMC	Observe REVERSE lamp.	Not lit	
8.7	TRMC	Observe VERIFY ONLY lamp (press and release if lit).	Not lit	
8,8	TRMC	Observe AUTO lamp (press and release if lit).	Not lit	
8.9	TRMC	Observe MANUAL lamp.	Lit	
8,10	TRMC	Observe ML lamp (press and release if not lit).	Lit	
8.11	TRMC	Observe DD lamp.	Not lit	
8.12	TRMC	Observe SEL ADR lamp (press and release if not lit).	Lit	·
ABC	DEF	HIJKLMNOPQRPAGE		IUMBER

Figure 7-10. Central Processor Memory Automatic Checks (Sheet 1 of 8)

UNIT NAME: Step Panel Operation Normal Indication Data 8.13 TRMC Observe ADR 1 through ADR 5 lamps (press and release if lit). 8.14 TRMC Observe SELF CHECK lamp (press and release if not lit). 8.15 NA Remove plastic guard from tape spooler. 8.16 NA Lower tape guide on read step photocell assembly to its bottom stop (B on illustration A). 8.17 NA Place the reel containing self test tape part number 6001232 on left hub with edge of tape closest to sprocket holes next to panel. 8.18 NA Thread tape as shown on illustration A. 8.19 NA Position the tape so that leader portion (sprocket holes only) following the punched title is under the photocell. 8.20 NA Check for proper alingnment of the tape within the guides of the read station. 8.21 NA Raise the tape guide one stop. Note that the guide has three discernible stops. 8.22 NA Adjust tape tension by rotating both reels manually until the tension arms (A on illustration A) are located at the approximate center of their swing.	INTERNATIONAL BUSINESS MACHINES-				
8.13 TRMC Observe ADR 1 through ADR 5 lamps (press and release if lit). 8.14 TRMC Observe SELF CHECK lamp (press and release if not lit). 8.15 NA Remove plastic guard from tape spooler. 8.16 NA Lower tape guide on read step photocell assembly to its bottom stop (B on illustration A). 8.17 NA Place the reel containing self test tape part number 6001232 on left hub with edge of tape closest to sprocket holes next to panel. 8.18 NA Thread tape as shown on illustration A. 8.19 NA Position the tape so that leader portion (sprocket holes only) following the punched title is under the photocell. 8.20 NA Check for proper alingnment of the tape within the guides of the read station. 8.21 NA Raise the tape guide one stop. Note that the guide has three discernible stops. 8.22 NA Adjust tape tension by rotating both reels manually until the tension arms (A on illustration A) are located at the approximate center of their swing.	UNIT	NAME:		UNIT NO.	
(press and release if lit). 8.14 TRMC Observe SELF CHECK lamp (press and release if not lit). 8.15 NA Remove plastic guard from tape spooler. 8.16 NA Lower tape guide on read step photocell assembly to its bottom stop (B on illustration A). 8.17 NA Place the reel containing self test tape part number 6001232 on left hub with edge of tape closest to sprocket holes next to panel. 8.18 NA Thread tape as shown on illustration A. 8.19 NA Position the tape so that leader portion (sprocket holes only) following the punched title is under the photocell. 8.20 NA Check for proper alingnment of the tape within the guides of the read station. 8.21 NA Raise the tape guide one stop. Note that the guide has three discernible stops. 8.22 NA Adjust tape tension by rotating both reels manually until the tension arms (A on illustration A) are located at the approximate center of their swing.	Step	Panel	Operation		Data
and release if not lit). 8.15 NA Remove plastic guard from tape spooler. 8.16 NA Lower tape guide on read step photocell assembly to its bottom stop (B on illustration A). 8.17 NA Place the reel containing self test tape part number 6001232 on left hub with edge of tape closest to sprocket holes next to panel. 8.18 NA Thread tape as shown on illustration A. 8.19 NA Position the tape so that leader portion (sprocket holes only) following the punched title is under the photocell. 8.20 NA Check for proper alingnment of the tape within the guides of the read station. 8.21 NA Raise the tape guide one stop. Note that the guide has three discernible stops. 8.22 NA Adjust tape tension by rotating both reels manually until the tension arms (A on illustration A) are located at the approximate center of their swing.	8.13	TRMC		Not lit	
spooler. Lower tape guide on read step photocell assembly to its bottom stop (B on illustration A). R.17 NA Place the reel containing self test tape part number 6001232 on left hub with edge of tape closest to sprocket holes next to panel. R.18 NA Thread tape as shown on illustration A. R.19 NA Position the tape so that leader portion (sprocket holes only) following the punched title is under the photocell. R.20 NA Check for proper alingnment of the tape within the guides of the read station. R.21 NA Raise the tape guide one stop. Note that the guide has three discernible stops. Adjust tape tension by rotating both reels manually until the tension arms (A on illustration A) are located at the approximate center of their swing.	8.14	TRMC		Lit	
cell assembly to its bottom stop (B on illustration A). 8.17 NA Place the reel containing self test tape part number 6001232 on left hub with edge of tape closest to sprocket holes next to panel. 8.18 NA Thread tape as shown on illustration A. 8.19 NA Position the tape so that leader portion (sprocket holes only) following the punched title is under the photocell. 8.20 NA Check for proper alingnment of the tape within the guides of the read station. 8.21 NA Raise the tape guide one stop. Note that the guide has three discernible stops. 8.22 NA Adjust tape tension by rotating both reels manually until the tension arms (A on illustration A) are located at the approximate center of their swing.	8.15	NA			
tape part number 6001232 on left hub with edge of tape closest to sprocket holes next to panel. 8.18 NA Thread tape as shown on illustration A. 8.19 NA Position the tape so that leader portion (sprocket holes only) following the punched title is under the photocell. 8.20 NA Check for proper alingnment of the tape within the guides of the read station. 8.21 NA Raise the tape guide one stop. Note that the guide has three discernible stops. 8.22 NA Adjust tape tension by rotating both reels manually until the tension arms (A on illustration A) are located at the approximate center of their swing.	8.16	NA	cell assembly to its bottom stop (B		
8.19 NA Position the tape so that leader portion (sprocket holes only) following the punched title is under the photocell. 8.20 NA Check for proper alingnment of the tape within the guides of the read station. 8.21 NA Raise the tape guide one stop. Note that the guide has three discernible stops. 8.22 NA Adjust tape tension by rotating both reels manually until the tension arms (A on illustration A) are located at the approximate center of their swing.	8.17	NA	tape part number 6001232 on left hub with edge of tape closest to		
tion (sprocket holes only) following the punched title is under the photocell. 8.20 NA Check for proper alingnment of the tape within the guides of the read station. 8.21 NA Raise the tape guide one stop. Note that the guide has three discernible stops. 8.22 NA Adjust tape tension by rotating both reels manually until the tension arms (A on illustration A) are located at the approximate center of their swing.	8.18	NA	-	·	
tape within the guides of the read station. 8.21 NA Raise the tape guide one stop. Note that the guide has three discernible stops. 8.22 NA Adjust tape tension by rotating both reels manually until the tension arms (A on illustration A) are located at the approximate center of their swing.	8.19	NA	tion (sprocket holes only) following the punched title is under the photo-		
that the guide has three discernible stops. 8.22 NA Adjust tape tension by rotating both reels manually until the tension arms (A on illustration A) are located at the approximate center of their swing.	8.20	NA	tape within the guides of the read		
reels manually until the tension arms (A on illustration A) are located at the approximate center of their swing.	8.21	NA	that the guide has three discernible		
	8.22	NA	reels manually until the tension arms (A on illustration A) are located at the approximate center of their		
ABCDEFGHIJKLMNOPQRPAGE PAGES NUMBER	ABC	DEF	HIJKLMNOPQRPAGE	{ 1.	IUMBER

Figure 7-10. Central Processor Memory Automatic Checks (Sheet 2)




Figure 7-10. Central Processor Memory Automatic Checks (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
8.23	NA	Replace plastic guard.		
8.24	TRMC	Press and release MANUAL ADVANCE TAPE pushbutton/lamp		
8.25	NA	Observe that tape advances until the beginning of the punched area is reached.		
8.26	TRMC	Press and release AUTO/MANUAL pushbutton/lamp.		
8.27	TRMC	Observe AUTO lamp	Lit	
8.28	TRMC	Observe MANUAL lamp.	Not lit	
8.29	MLDD	Press and release ERROR RESET pushbutton/lamp.		·
8.30	MLDD	Observe PARITY, TAPE, and COMPARE lamps.	Not lit	
8.31	MLDD	Press and release START pushbutton/lamp.		
8.32	NA	Observe that tape advances until the end of the punched area is reached.		
8.33	MLDD	Observe PARITY, TAPE, and COMPARE lamps.	Not lit	·
EXP	NA	Steps 8.34 through 8.49 substantiate that information can be wrote into all locations in memory module 1 and then read out correctly.		
8.34	MLDD	Verify that MODE CONTROL switch is set to DISPLAY-REPEAT.	·	
ABC	DEF	3 H I J K L M N O P Q R PAGE		IUMBER

Figure 7-10. Central Processor Memory Automatic Checks (Sheet 4)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
8,35	PD	Observe PARITY ERROR lamp (press and release error reset if lit).	Not lit	
8.36	PD	Observe ERROR HOLD lamp (press and release if lit).	Not lit	
8.37	PD	Observe MAN CST lamp (press and release if lit).	Not lit	
8.38	PD	Observe INHIBIT CTRL lamp (press and release if lit).	Not lit	
8.39	PD	Observe PROGRAM ERROR lamp (press and release if lit).	Not lit	
8.40	PD	Verify that all PROG REG A and PROG REG B toggle switches are off (down).		
8.41	TRMC	Press and release AUTO/MANUAL pushbutton/lamp.		
8.42	TRMC	Press and release ML/DD push- button/lamp.	;	
8.43	TRMC	Observe ML/lamp.	Not lit	
8.44	MLDD	Observe DD lamp.	Lit	
8.45	PD	Set PROG REG A-5 toggle switch to on (up).		
8.46	PD	Set PROG REG A-16 toggle switch to on (up).	·	·
8.47	PD	Observe that binary count indicated on P1, P2, and P4 lamps is incremented approximately once per minute.		
ABC	DEF	HIJKLMNOPQR PAGE	PAGES A-	IUMBER

Figure 7-10. Central Processor Memory Automatic Checks (Sheet 5)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
8.48	PD	When P1, P2 and P4 lamps indicate a count of five (P1 and P4 only, are lit) set PROG REG A-5 and 16 toggle switches to off.		
8.49	PD	Observe PROGRAM ERROR lamp,	Not lit	
EXP	NA	Steps 8.50 through 8.61 substantiate that the test program for memory module 0 is loaded correctly into the central processor memory.		
8.50	TRMC	Press and release ML/DD push- button lamp.		
8,51	TRMC	Observe ML lamp.	Lit	<u>-</u>
8 .52	TRMC	Observe DD lamp.	Not lit	
8.53	TRMC	Press and release MANUAL ADVANCE TAPE pushbutton/lamp.		
8.54	NA	Observe that tape advances until the beginning of the second punched area of the tape is reached.		
8.55	TRMC	Press and release AUTO/MANUAL pushbutton/lamp.		
8.56	TRMC	Observe AUTO lamp.	Lit	
8.57	TRMC	Observe MANUAL lamp	Not lit	
8.58	MLDD	Observe PARITY, TAPE, and COM- PARE lamps (if any are lit, press and release ERROR RESET push- button).	Not lit	
		1		·
ABC	DEF	GHIJKLMNOPQR PAGE	PAGES 1	IUMBER

Figure 7-10. Central Processor Memory Automatic Checks (Sheet 6)

INTERNATIONAL BUSINESS MACHINES-					
UNIT N	NAME:		UNIT NO.		
Step	Panel .	Operation	Normal Indication	Data	
8.59	TRMC	Press and release START push- button/lamp.			
8.60	NA	Observe that tape advances until the end of the punched area is reached. Tape then rewinds back to the beginning of the first punched area of the tape.		·	
8.61	MLDD	Observe PARITY, TAPE, and COM-PARE lamps.	Not lit		
EXP	NA	Steps 8.61 through 8.70 substantiate that information can be wrote into all locations in memory module 0 and then read out correctly.	·		
8.62	TRMC	Press and release AUTO/MANUAL pushbutton/lamp.			
8.63	TRMC	Press and read ML/DD pushbutton lamp.			
8.64	TRMC	Observe ML lamp.	Not lit		
8.65	TRMC	Observe DD lamp.	Lit		
8.66	PD	Set PROG REG A-5 toggle switch to on.			
8.67	PD	Set PROG REG A-16 toggle switch to on.			
8.68	PD	Observe that the binary count indicated on P1, P2, and P4 lamps is incremented approximately once per minute.			
ABC	DEF		PAGES I	NUMBER	

Figure 7-10. Central Processor Memory Automatic Checks (Sheet 7)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:	,	UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
8.69	PD	When P1, P2, and P4 lamps indicate a count of five (P1 and P4 only are lit) set PROG REG A-5 and 16 toggle switches to off.	·	
8.70	PD	Observe PROGRAM ERROR lamp.	Not lit	
			·	
		,		
	<u> </u>			
			-	
'				
		·		
			·	
		·		
				•
			•	
				·
ABC	DEF	GHIJKLMNOPQRPAGE	PAGES N	IUMBER
			>F . A−	

Figure 7-10. Central Processor Memory Automatic Checks (Sheet 8)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
EXP	NA	Steps 9.1 through 9.28 substantiate that the self test program is loaded correctly into the central processor memory.		
9.1	TRMC	Observe FORWARD lamp (press and release if not lit).	Lit	
9.2	TRMC	Observe REVERSE lamp.	Not lit	
9.3	TRMC	Observe VERIFY ONLY lamp (press and release if lit).	Not lit	
9.4	TRMC	Observe AUTO lamp (press and release if lit).	Not lit	
9.5	TRMC	Observe MANUAL lamp.	Lit	
9.6	TRMC	Observe ML lamp (press and release if not lit).	Lit	
9.7	TRMC	Observe DD lamp.	Not lit	Ì
9.8	TRMC	Observe SEL ADR lamp (press and release if not lit).	Lit	
9.9	TRMC	Observe ADR 1 through ADR 5 lamps (press and release if lit).	Not lit	
9.9.1		Verify the plotter is turned on.		
9.10	NA	Remove plastic guard from tape spooler.		
9.11	NA •	Lower tape guide on read step photocell assembly to its bottom stop (B on illustration A).		·
ABC	DEF		1	MER
) Α-	•

Figure 7-11. Self-Test Program Checks (Sheet 1 of 22)




Figure 7-11. Self-Test Program Checks (Sheet 2)

INTERNATIONAL BUSINESS MACHINES-					
UNIT	NAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
9 12	NA	Place the reel containing self test tape part number 6001236 on left nub with edge of tape closest to sprocket holes next to panel.			
9.13	NA	Thread tape as shown on Illustration A.			
9.14	NA	Position the tape so that leader portion (sprocket holes only) following the punched title is under the photocell.			
9.15	NA	Check for proper alignment of the tape within the guides of the read station.			
9.16	NA	Raise the tape guide one stop.			
9.17	NA	Adjust tape tension by rotating both reels manually until the tension arms (A on Illustration A) are located at the approximate center of their swing.			
9.18	NA	Replace plastic guard.			
9 . 19	TRMC	Press and release MANUAL ADVANCE TAPE pushbutton/lamp.			
9.20	NA	Observe that tape advances until the beginning of the punched area is reached.			
			•		
ABC	DEF	HIJKLMNOPQRPAGE	1 1	NUMBER	

Figure 7-11. Self-Test Program Checks (Sheet 3)

INTERNATIONAL BUSINESS MACHINES-					
UNIT NAME: UNIT NO.					
Step	Panel	Operation	Normal Indication	Data	
9. 21	TRMC	Press and release AUTO/ MANUAL pushbutton/ lamp.		·	
9.22	TRMC	Observe AUTO lamp.	Lit	·	
9.23	TRMC	Observe MANUAL lamp.	Not lit		
9.24	MLDD	Press and release ERROR RESET pushbutton/lamp.			
9.25	MLDD	Observe PARITY, TAPE, and COMPARE lamps.	Not lit		
9.26	MLDD	Press and release START pushbutton/lamp.	•		
9.27	NA	Observe that tape advances until the end of the punched area is reached. Tape then rewinds back to the beginning of the punched area.	•		
9.28	MLDD	Observe PARITY, TAPE, and COMPARE lamps.	Not lit		
EXP	NA	Steps 9.29 through 9.44 substantiate the test program control loop is cycling and that error storage is cleared.		·	
9. 29	MLDD	Verify that MODE CONTROL switch is set to DISPLAY-REPEAT.			
9.30	PD	Observe PARITY ERROR lamp (press and release error reset if lit).	Not lit		
		,			
AIRIC	DEF	GHIJKLMNOPQRPAGE	PAGES N	IUMBER	
	 ~ ~ `		A-	iompti/	

Figure 7-11. Self-Test Program Checks (Sheet 4)

INTERNATIONAL BUSINESS MACHINES-					
UNIT NAME: UNIT NO.					
Step	Panel	Operation	Normal Indication	Data	
9. 31	PD	Observe ERROR HOLD lamp (press and release if lit).	Not lit		
9.32	PD	Observe MAN CST lamp (press and release if lit).	Not lit	1	
9.33	PD	Observe INHIBIT CTRL lamp (press and release if lit).	Not lit		
9.34	PD	Observe PROGRAM ERROR lamp (press and release if lit).	Not lit		
9.35	PD	Verify that all PROG REG A and PROG REG B toggle switches are off (down).			
9.35.1	TRMC	Press and release AUTO/MANUAL pushbutton/lamp.			
9.36	ТКМС	Press and release ML/DD pushbutton/lamp.			
9.37	TRMC	Observe ML/lamp.	Not lit	• .	
9.38	MLDD	Observe DD lamp.	Lit		
9.39	PD	Set PROG REG A-SIGN toggle switch to on (up).	-		
9.40	PD.	Press and release RESET-MACHINE pushbutton/lamp.		·	
9.41	PD	Set PROG REG A-SIGN toggle switch to off.	·		
9.42	PD	Observe D1 through D6 lamps.	Not lit		
9.43	PD	Observe that binary count indicated on P1 through P40 lamps is incrementing.	i	·	
AIRICI	DEF	I SHIIJIKILIMINIOIPIQIRIPAGEI	PAGES	NUMBER	
794	4		A-	19mg\$N	

Figure 7-11. Self-Test Program Checks (Sheet 5)

UNIT	NAME:	·	UNIT	NO.	
Step	Panel	Operation	Norma Indicati	•	Data
9, 44	PD	Observe PROGRAM ERROR lamp.	Not lit		
EXP	NA	Steps 9.45 through 9.47 substantiate that routine 1 of the test program can be run without errors. This routine checks HOP and transfer operations.			
9, 45	PD	Set PROG REG A-1 toggle switch to on.			
9. 46	PD	Observe that binary count indicated on P1 through P40 lamps is incrementing.		-	
9, 47	PD	Observe PROGRAM ERROR lamp.	Not lit		
EXP	NA	Steps 9.48 through 9.51 substantiate that routine 2 of the test program can be run without errors. This routine checks the central processor internal operations.			
9.48	PD	Set PROG REG A-1 toggle switch to off.			
9.49	PD	Set PROG REG A-2 toggle switch to on.			
9. 50	PD	Observe that binary count indicated on P1 through P40 lamps is incrementing.			
9, 51	PD .	Observe PROGRAM ERROR lamp.	Not lit		
		·			
					٠
AIRIC	DEF	I GHIJKLMNOPQRPAGE	PAGES	NII	MBER
12121,	' 		1	A- 10.	

Figure 7-11. Self-Test Program Checks (Sheet 6)

UNIT	UNIT NAME: UNIT NO.					
Step	Panel	Operation	Normal Indication	Data		
EXP	NA	Steps 9 52 through 9.55 substantiate that routine 3 of the test program can be run without errors. This routine tests CIO and PIO addressing, discrete outputs, discrete inputs, accumulator interface lines, and interrupt logic.				
9. 52	PD	Set PROG REG B-1 and PROG REG A-3 toggle switches to on.				
9. 53	PD	Set PROG REG A-2 toggle switch to off.				
9. 54	PD	Observe that binary count indicated on P1 through P40 lamps is incrementing.				
9. 55	PD	Observe PROGRAM ERROR lamp.	Not lit			
EXP	NA	Steps 9.56 through 9.59 substantiate that routine 4 of the test program can be run without errors. This routine checks the typewriter control logic.				
9. 56	PD	Set PROG REG A-3 and PROG REG B-1 toggle switches to off.				
9 57	PD	Set PROG REG A-4 toggle switch to on.				
9. 58	PD	Observe that binary count indicated on P1 through P40 lamps is incrementing.	٠			
9. 59	PD	Observe PROGRAM ERROR lamp.	Not lit			
ABC	DEF	HIJKLMNOPQRPAGE	PAGES N	UMBER		
			F A-			

Figure 7-11. Self-Test Program Checks (Sheet 7)

UNIT	NAME:	UNIT NO.		
Step	Panel	Operation	Normal Indication	Data
EXP	NA	Steps 9.60 through 9.63 substantiate that routine 5 of the test program can be run without errors. This routine checks the printer control logic.		
9. 60	PD	Set PROG REG A-4 toggle switch to off.		
9. 61	PD	Set PROG REG A-5 toggle switch to on.		
9. 62	PD	Observe that binary count indicated on P1 through P40 lamps is incrementing.		
9. 63	PD	Observe PORGRAM ERROR lamp.	Not lit	
EXP	NA	Steps 9.64 through 9.68 substantiate that routine 6 of the test program can be run without errors. This routine checks the plotter control logic.		
9.64	PD	Set PROG REG A-5 toggle switch to off.		
9.65	PD ·	Set PROG REG A-6 toggle switch to on and then back to off.		
9.66		(This step deleted.)	·	
9.67	PD	Observe PROGRAM ERROR lamp.	Not lit	
				; · ·
AIRIC	DEF	SHIJKLMNOPQRPAGE	PAGES N	UMBER

Figure 7-11. Self-Test Program Checks (Sheet 8)

7-

INTERNATIONAL BUSINESS MACHINES-						
UNIT	UNIT NAME: UNIT NO.					
Step	Panel	Operation	Normal Indication	Data		
9. 68	NA	Observe that pattern plotted is as shown on Illustration B.		,		
9. 69		(This step deleted.)	<u>.</u>			
EXP	NA	Steps 9.70 through 9.96 substantiate that D1 through D6 lamps display correct information.		·		
9. 70	MLDD	Observe ADDRESS COMPARE- INS lamp (press and release if not lit).	Lit			
9.71	MLDD	Press and release INSTRUCTION ADDRESS pushbuttons as necessary to select the instruction-module, syllable, sector, and address listed directly after cal point 1 of routine 3 in the test program listing.				
9.72	MLDD	Set MODE CONTROL switch to PROG CYCLE-ADR HOLD.	-			
9.73	PD	Set PROG REG B-1 toggle switch to on.				
9.74	PD	Set PROG REG A-3 toggle switch to on.				
9.75	PD	Observe D1 lamp.	Lit			
9.76	PD	Observe D2 through D6 lamps.	Not lit			
9.77	MLDD	Press and release INSTRUCTION ADDRESS pushbuttons as necessary to select instuction-module syllable, sector, and address listed directly after Cal. Point 2 of routine 3 in the test program listing.				
ABC	DEF		PAGES N	UMBER		

Figure 7-11. Self-Test Program Checks (Sheet 9)




Figure 7-11. Self-Test Program Checks (Sheet 10)

INTE	INTERNATIONAL BUSINESS MACHINES-					
	NAME:		UNIT NO.			
Step	Panel	Operation	Normal Indication	Data		
9.78	PD.	Press and release ADVANCE pushbutton.				
9.79	PD	Observe D2 lamp.	Lit			
9. 80	PD	Observe D1, D3, D4, D5 and D6 lamps.	Not lit			
9.81	MLDD	Press and release INSTRUCTION ADDRESS pushbutton as necessary to select insturction-module, syllable, sector, and address listed directly after Cal Point 3 of routine 3 in the test program listing.	•			
9.8 2	PD	Press and release ADVANCE pushbutton.	·	į.		
9.83	PD	Observe D3 lamp.	Lit			
9,84	PD	Observe D1, D2, D4, D5 and D6 lamps.	Not lit			
9,85	MLDD	Press and release INSTRUCTION ADDRESS pushbuttons as necessary to select instruction-module, syllable, sector, and address listed directly after Cal Point 4 of routine 3 in the test program listing.				
		·				
		•				
ABC	DEF	HIJKLMNOPQRPAGE	PAGES A-	IUMBER		

7-11/11

Figure 7-11. Self-Test Program Checks (Sheet 11)

INTE	INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data.	
9.86	PD	Press and release ADVANCE pushbutton.			
9. 87	PD	Observe D4 lamp.	Lit		
9.88	PD	Observe D1, D2, D3, D5, and D6 lamps.	Not lit	·	
9. 89	MLDD	Press and release INSTRUCTION ADDRESS pushbuttons as necessary to select instruction-module, syllable, sector, and address listed directly after Cal Point 5 of routine 3 in the test program listing.	·		
9.90	PD	Press and release ADVANCE pushbutton.			
9.91	PD	Observe D5 lamp.	Lit .	·	
9.92	PD	Observe D1, D2, D3, D4 and D6 lamps.	Not lit		
9.93	MLDD	Press and release INSTRUCTION ADDRESS pushbuttons as necessary to select instruction-module, syllable, sector, and address listed directly after Cal Point 6 of routine 3, in the test program listing.			
9.94	PD	Press and release ADVANCE pushbutton.			
9. 95	PD	Observe D6 lamp.	Lit		
9.96	PD	Observe D1, D2, D3, D4 and D5 lamps	Not lit		
ABC	DEF		PAGES N	IUMBER	

Figure 7-11. Self-Test Program Checks (Sheet 12)

UNIT	NAME:		UNIT NO.	
Step	Panel	Operation .	Normal Indication	Data
EXP	NA	Steps 9.97 through 9.199 substantiate the manual interrupt controls are functioning properly. Ignore PROGRAM ERROR lamp.		
9. 97		Press and release INHIBIT CONTROL pushbutton/lamp.		
9.98		Observe INHIBIT CONTROL and B1 through B15 lamps.	Lit	
9.99		Press and release INSTRUCTION ADDRESS pushbuttons as necessary to select instruction-module, syllable, sector, and address listed directly after Cal Point 7 of routine 3 in the test program listing.		×.
9.100		Press and release ADVANCE pushbutton.		•
9. 101		Observe I1 through I15 lamps.	Lit	
9. 102		Observe HOPSAVE REG lamp (press and release if not lit).	Lit	
9. 103	PD	Observe MEM ADD REG lamp (press and release if lit).	Not lit	
9. 104	PD	Observe that the instruction and data-module syllable, sector, and address listed directly after Cal Point 8 of routine 3 in the test program listing are displayed by the MEMORY ADDRESS, SYLLABLE, SECTOR, IM, and DM lamps.		•
		•	A _a n	
ABC	DEF			UMBER
			У A-	<u> </u>

Figure 7-11. Self-Test Program Checks (Sheet 13)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
9.105	PD	Press and release I1/B1 pushbutton/lamp.		
9.106	PD	Observe B1 lamp.	Not lit	-
9.107	PD	Observe that instruction and data-module, syllable, sector, and address listed directly after Cal Point 9 of routine 3 in the test program listing are displayed by the MEMORY AD-DRESS, SYLLABLE, SECTOR, DM, and IM lamps	•	
9.108	PD	Press and release INHIBIT CTRL pushbutton/lamp twice.		
9.109	PD	Observe B1 through B15 lamps.	Lit	
9.110	PD	Press and release ADVANCE push- button		
9.111	PD	Press and release I2/B2 pushbutton/lamp.		
9.112	PD	Observe B2 lamp.	Not lit	
9.113	PD	Observe that instruction and data- module, syllable, sector, and address listed directly after Cal Point 10 of routine 3 in the test program listing are displayed by the MEMORY AD- DRESS, SYLLABLE, SECTOR, DM, and IM lamps		
9.114	PD	Press and release INHIBIT CTRL pushbutton/lamp twice.		
9.115	PD	Observe B1 through B15 lamps.	Lit	
ABC	DEF	GHIJKLMNOPQRPAGE	PAGES 1	NUMBER

Figure 7-11. Self-Test Program Checks (Sheet 14)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
9, 116	PD	Press and release ADVANCE pushbutton.		
9.117	PD	Press and release I3/B3 pushbutton/lamp.		:
9.118	PD	Observe B3 lamp.	Not lit	
9.119	MLDD	Observe that instruction-module, syllable, sector, and address listed directly after Cal Point 11 of routine 3 in the test program listing are displayed by the INSTRUCTION ADDRESS COMPUTER lamps.		
9.120	PD	Press and release INHIBIT CTRL pushbutton/lamp twice.		
9.121	PD	Observe B1 through B15 lamps.	Lit	
9.122	PD	Press and release ADVANCE pushbutton.		
9,123	PD	Press and release I4/B4 pushbutton/lamp.	·	
9, 124	PD	Observe B4 lamp.	Not lit	
9.125	PD	Observe that instruction and data- module, syllable, sector, and address listed directly after Cal Point 12 of of routine 3 in the test program listing are displayed by the MEMORY AD- DRESS, SYLLABLE, SECTOR, DM, and IM lamps.		
9. 126	PD	Press and release INHIBIT CTRL pushbutton/lamp twice.		
ARC	DEF	GHIJKLMNOPQRPAGE	PAGES N	UMBER
7 0 0			F A-	

Figure 7-11. Self-Test Program Checks (Sheet 15)

INTE	INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
9.127	PD	Observe B1 through B15 lamps.	Lit		
9.128	PD	Press and release ADVANCE pushbutton.			
9,129	PD	Press and release I5/B5 pushbutton/lamp.			
9.130	PD	Observe B5 lamp.	Not lit		
9.131	PD	Observe that instruction and data-module, syllable, sector, and address listed directly after Cal Point 13 of routine 3 in the test program listing are displayed by the MEMORY AD-DRESS, SYLLABLE, SECTOR, DM, and IM lamps.	•		
9.132	PD	Press and release INHIBIT CTRL pushbutton/lamp twice.			
9.133	PD	Observe B1 through B15 lamps.	Lit		
9.134	PD	Press and release ADVANCE push- button.			
9.135	PD	Press and release I6/B6 pushbutton/lamp.			
9.136	PD	Observe B6 lamp.	Not lit		
9.137	PD	Observe that instruction and data- module, syllable, sector, and address listed directly after Cal Point 14 of routine 3 in the test program listing are displayed by the MEMORY AD- DRESS, SYLLABLE, SECTOR, DM and IM lamps.	3		
ABC	DEF		PAGES 1	IUMBER	

Figure 7-11. Self-Test Program Checks (Sheet 16)

INTE	INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT	VO.	
Step	Panel	Operation	Normal Indicatio	1 139.29	
9.138	PD	Press and release INHIBIT CTRL pushbutton/lamp twice.			
9,139	PD	Observe B1 through B15 lamps.	Lit		
9, 140	PD	Press and release ADVANCE pushbutton.		•	
9,141	PD	Press and release I7/B7 pushbutton/lamp.			
9.142	PD	Observe B7 lamp.	Not lit		
9.143	PD	Observe that instruction and data- module, syllable, sector, and addres listed directly after Cal Point 15 of routine 3 in the test program listing are displayed by the MEMORY AD- DRESS, SYLLABLE, SECTOR, DM, and IM lamps.			
9.144	PD	Press and release INHIBIT CTRL pushbutton/lamp twice.			
9.145	PD	Observe B1 through B15 lamps.	Lit		
9.146	PD	Press and release ADVANCE pushbutton.			
9.147	PD	Press and release I8/B8 pushbutton/lamp.			
9.148	PD	Observe B8 lamp.	Not lit		
9.149	PD	Observe that instruction and data- moduel, syllable, sector, and addres listed directly after Cal Point 16 of routine 3 in the test program listing are displayed by the MEMORY AD- DRESS, SYLLABLE, SECTOR, DM, and IM lamps.	•		
ABC	DEF		PAGES	NUMBER	
			*	<u> </u>	

Figure 7-11. Self-Test Program Checks (Sheet 17)

INTE	INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.		
Step	Panel	Operation	Normal Indication	Data	
9.150	PD	Press and release INHIBIT CTRL pushbutton/lamp twice.	ļ		
9.151	PD	Observe B1 through B15 lamps.	Lit		
9.152	PD	Press and release ADVANCE pushbutton.			
9.153	PD	Press and release I9/B9 pushbutton/lamp.	•		
9.154	PD	Observe B9 lamp.	Not lit		
9.155	PD	Observe that instruction and data-module, syllable, sector, and address listed directly after Cal Point 17 of routine 3 in the test program listing are displayed by the MEMORY AD-DRESS, SYLLABLE, SECTOR, DM, and IM lamps.		·	
9.156	PD	Press and release INHIBIT CTRL pushbutton/lamp twice.			
9.157	PD	Observe B1 through B15 lamps.	Lit		
9.158	PD	Press and release ADVANCE push- button.			
9.159	PD	Press and release I10/B10 push- button/lamp.			
9.160	PD	Observe B10 lamp.	Not lit		
9.161	PD	Observe that instruction and data-module, syllable, sector, and address listed directly after Cal Point 18 of routine 3 in the test program listing are displayed by the MEMORY AD-DRESS, SYLLABLE, SECTOR, DM, and IM lamps.			
ABC	DEF		I I	UMBER	
			OF A-		

Figure 7-11. Self-Test Program Checks (Sheet 18)

INTERNATIONAL BUSINESS MACHINES-				
UNIT N	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
9.162	PD	Press and release INHIBIT CTRL pushbutton/lamp twice.		
9.163	ЪD	Observe B1 through B15 lamps.	Lit	·
9.164	PD	Press and release ADVANCE pushbutton.		-
9.165	PD	Press and release II1/B11 pushbutton/lamp.		
9.166	PD	Observe B11 lamp.	Not lit	
9.167	PD	Observe that instruction and data- module, syllable, sector, and addres listed directly after Cal Point 19 of routine 3 in the test program listing are displayed by the MEMORY AD- DRESS, SYLLABLE, SECTOR, DM, and IM lamps.	•	·
9.168	PD	Press and release INHIBIT CTRL pushbutton/lamp twice:		
9,169	PD	Observe B1 through B15 lamps.	Lit	
9.170	PD	Press and release ADVANCE pushbutton.	· .	
9.171	PD	Press and release I12/B12 pushbutton/lamp.		
9.172	PD	Observe B12 lamp.	Not lit	,
9.173	PD	Observe that instruction and data- module, syllable, sector, and addres listed directly after Cal Point 20 of routine 3 in the test program listing are displayed by the MEMORY AD- DRESS, SYLLABLE, SECTOR, DM, and IM lamps.	В	
ABC	DEF		PAGES A-	NUMBER

Figure 7-11. Self-Test Program Checks (Sheet 19)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	IAME:		UNIT	NO.
Step	Panel	Operation	Norma Indicatio	l Data
9.174	PD	Press and release INHIBIT CTRL pushbutton/lamp twice.		
9.175	PD	Observe B1 through B15 lamps.	Lit	
9.176	PD	Press and release ADVANCE pushbutton.		
9,177	PD	Press and release I13/B13 pushbutton/lamp.		·
9.178	PD	Observe B13 lamp.	Not lit	
9.179	PD	Observe that instruction and data- module, syllable, sector, and addres listed for Cal Point 21 of routine 3 in the test program listing are dis- played by the MEMORY ADDRESS, SYLLABLE, SECTOR, DM, and IM lamps.	5	
9 . 180	PD	Press and release INHIBIT CTRL pushbutton/lamp twice.		
9.181	PD	Observe B1 through B15 lamps.	Lit	
9.182	PD	Press and release ADVANCE pushbutton.		
9,183	PD	Press and release I14/B14 push- button/lamp.		
9.184	PD	Observe B14 lamp.	Not lit	·
9.185	PD	Observe that instruction and data- module, syllable, sector, and addres listed directly after Cal Point 22 of routine 3 in the test program listing are displayed by the MEMORY AD- DRESS, SYLLABLE, SECTOR, DM, and IM lamps.	3	
ABC	DEF	HIJKLMNOPQRPAGE	PAGES	NUMBER

Figure 7-11. Self-Test Program Checks (Sheet 20)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
9.186	PD	Press and release INHIBIT CTRL pushbutton/lamp twice.		
9.187	PD	Observe B1 through B15 lamps,	Lit	
9.188	PD	Press and release ADVANCE push- button.		
9.189	PD	Press and release I15/B15 pushbutton/lamp.		
9.190	PD	Observe B15 lamp.	Not lit	
9.191	PD.	Observe that instruction and data-module, syllable, sector, and address listed directly after Cal Point 23 of routine 3 in the test program listing are displayed by the MEMORY ADDRESS, SYLLABLE, SECTOR, DM, and IM lamps.	,	
9.192	PD	Press and release INSTRUCTION ADDRESS pushbuttons as necessary to select instruction-module, syllable sector, and address listed directly after Cal Point 24 of routine 3 in the test program listing.		
9.193	PD	Press and release INHIBIT CTRL pushbutton/lamp,		
9.194	PD	Observe INHIBIT CTRL lamp.	Not lit	
9.195	PD	Press and release ADVANCE push- button.		
9,196		(This step deleted.)		*
ABC	DEF	المراجع والمراجع	PAGES N	UMBER

Figure 7-11. Self-Test Program Checks (Sheet 21)

INTERNATIONAL BUSINESS MACHINES-				
UNIT	NAME:		UNIT NO.	
Step	Panel	Operation	Normal Indication	Data
9.197		(This step deleted.)		
9.198	PD	Press and release I16 pushbutton/ lamp.		
9.199	MLDD	Observe that instruction-module, syllable, sector, and address listed for Cal Point 24 of routine 3 in the test program listing are displayed by the INSTRUCTION ADDRESS COMPUTER lamps.	•	
		·		
		·		
			·	
ABC	DEF	GHIJKLMNOPQRPAGE	PAGES A	IUMBER

Figure 7-11. Self-Test Program Checks (Sheet 22)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 1 of 62)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 2)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 3) V-7-190




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 4)

RCUTINE 1 ' CHECK HCP +




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 5) V-7-192




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 6)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 7)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 8)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 9)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 10)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 11)




Figure 7-12. PTC ADAPT Self-Test/Program Flow Diagram (Sheet 12)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 13)
V-7-200




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 14)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 15) V-7-202




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 16) 4 ARE Completed




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 17). V-7-204




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 18)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 19) V-7-206




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 20)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 21) V-7-208




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 22)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 23)





Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 24)






Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 25)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 26)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 27) V-7-214




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 28)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 29) V-7-216




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 30)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 31) V-7-218




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 32)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 33)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 34)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 35)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 36)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 37) V-7-224




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 38)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 39) V-7-226




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 40)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 41)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 42)

FROP 10 TO GO




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 43) V-7-230




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 44)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 45)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 46)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 47)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 48)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 49)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 50)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 51)
V-7-238




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 52)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 53) V-7-240




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 54)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 55)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 56)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 57) V-7-244




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 58)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 59)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 60)




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 61)
V-7-248




Figure 7-12. PTC ADAPT Self-Test Program Flow Diagram (Sheet 62)

SEC NO		
COMMENT	₹	
VAPIABLE	117.0 1.17.0	
CPC	### ##################################	
r HS		
OCT VAL	130144130 130144130 140066210 140066210 1500020210 160001160 501047200 60000000000000000000000000000000000	
9 ADR	0 0 1 2 2 2 3 2 3 2 3 2 3 2 4 5 4 5 4 5 4 5 4 5 5 1 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5	
OP DM DS		
207 S		
s s1	•	
Ξ		

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 1 of 171)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 2)

SEO NO	1160	1210 1220 1230 1230	1250 1260 1270	1280 1290 1300	1320	1340 1350 1360	1380	1390	1410	1430	1450			·		1470			*			1480					-	
СОММЕМТ		OCTAL 1 OCTAL 2 OCTAL 3	OCTAL 4 OCTAL 5 OCTAL 6	OCTAL 7 OCTAL 0 DECIMAL 1	DECIPAL 2 GECIPAL 3 GECIPAL 4	DECIPAL S DECIPAL S DECIPAL 7	DECIMAL B	DECIMAL O SPACE - CNTRL OPNS	IAB Cariage Returm	INDEX	BLACK TYPEWRITERS					IN BLACKS						AHCDEFGHIJKI MNDPORSTUVBXYZ.12345678908						
00				0.5.0.	200	2.2.0			· •		EXERCISE		٠			TYPE ALL ALPHANUMERIC IN BLACKS						LIKI MNOPORSTI						
VARIAHLE	570000000 72000000 74000000 75000000 76000000	110000000 210000000 310000000	4100000000 510000000 610000000	000000010	110000000 150000000 210000000	000000001£	410000000	\$10000000 \$00000000	0100000000	040000000	200000000 KUUT INE 7			-		TYPE ALL						ARCOFFGH						
OPC	1000000	3535	555	000	355	355	100	555	25	100	100					108						1						
SHT	093	C64									LINEI					LINEZ						F IN F						
OCT VAL	570000000 720000000 740000000 750000000 750000000	11.0000000 21.0000000 31.0000000	4100000000 5100000000 6100000000	0000000012	150000000	310000000	41000000004	\$100000000 \$000000000	20000000	400000000	200000000	ROFIC	7.00	0.82	F 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7		CHPV	0/rb	J/ND	MVR.	/350 0SF/	1K00	/STU	A M A	MNUP	URBC	DEFG HI.1	2345
9 ADR	176 177 200 200 201 202	204	207 210 211	212	216	221 222 222	223	225	227	231	233	234	236	240	242	645	544	742 749	241	250	252	253	254	255	257	760	262	263
SO #	7100	222	21 0 21 0	772	200	210	210	210	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	71 0	/1 0	710	77.0			=	-1		11	23	: :	21 (11	21		11	- 1	11
00									-		J	,,,		, , ,	900	•		00	0	0 9	0	0	0	0 0	9	Ŭ	.	
201																												
15 5																												i de
-																												2.5

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 3)

SEQ NO	0071	1500	1510	0251	1540	1550	1560	1570					-		1580	1590	-								1600	1610	1620
	SPECIAL CHARACTERS								• • • • • • • • • • • • • • • • • • • •		•								•								
COMMENT	SPECIAL							CHARACTERS&								IL INTEGERS IN REDS							٠				
VARÍABLE	141516170	323435360	372052210 565772740	757677130	543355400	536073000	0, 17, 300	TYPE OCTAL							012345670	TYPE DECIMAL									044321260	361150000	L 30P 2A
0 P C	100	100	200	20	130	100	900	9C.							00.1	BC I									20	50	HPC
LHS	LINE							L INES							LINESA OCT	L INE6					٠				LINESA OCT	L INE68	H30P2A
OCT VAL	6789 0000 141516170	323435360	372052210 565772740	757677130	543355400	536073000			CHPV	0010	7.07	Y/R/	TCVR	8000	12345670		CHPV	OUVT	. 7/H2	. ONZ0	VXVR	80ZN	ORVU	0000	44321260	361150000	150055500
AOR	264 265 265	267	27.0	272	273	274	300		300	301	305	303	304	305	306		307	310	311	312	313	314	315	316	317	320	321
0P 0M 0S 9	0 17 0 17 0 17	0 17	0 17	11 0	0 17	21 0	0 17		11 0	0 17	0 17	0 17	~1 0	0 17	0 17		0 17	21 0	0 17	0 17	0 17	0 17	21 .0	0 17	0 17	0 17	0 17
) IS S 10C							0 0 0 0													•				•			

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 5)

	5																																	
												-																						
						٠					•																	•						
		•																																
٠	=																																	
	2 (1) E																																	٠
	COPMENT											•																						
	U	•																																
	<u></u>																																	
	/A 48LE</th <th>0</th> <th>0</th> <th>=</th> <th>2</th> <th>2</th> <th>ž</th> <th>5</th> <th>9</th> <th>_</th> <th>8</th> <th>2</th> <th>Ę</th> <th>-</th> <th>~</th> <th>~</th> <th>4</th> <th>Š</th> <th>9</th> <th>_</th> <th>æ</th> <th>5</th> <th>č</th> <th>_</th> <th>~</th> <th>~</th> <th>4</th> <th>17P54E</th> <th></th> <th></th> <th>_</th> <th>_</th> <th>_</th> <th>_</th>	0	0	=	2	2	ž	5	9	_	8	2	Ę	-	~	~	4	Š	9	_	æ	5	č	_	~	~	4	17P54E			_	_	_	_
	A < 1	1429	7.03	7231	79	713	79.3	5	=	77	17238	7.	7.24	764	77	701	7.	74	7.4	3	774	774	305	775	7.	7.5	705	795	8P 1	882	5.4	4dR	AP5	8 <i>P</i> 6
	>	ب	_	_	_	_	-	-	-	_	_	_	-	_	_	_	٠	٦	٦	ند	_	_	_	_	٦	-1	_	-	٢	_	J	۲	ن	۲
	0 P C	HPC	C.	PC	P.C	٦ د	٥	٦.	٦	٦	Š	Š	ЬC	3	ر.	Š	S C	7	S	C.	٥	S	Ç	ွ	D C	ی	۲	D C	٦	P.C	ر.	Ç.	HPC H	٥
	0	I	I	Ι	Ι	I	I	I	I	Ϊ	Ι	Ξ	Ι	Ι	I	I	I	Ι	I	Ξ	Ξ	I	I	I	I	1	I		I	Ι	İ	Ξ	Ĭ	Ī
		59	30	3	32	33	7	35	36	3,	38	39	0,	7	75	6 3	44	45	95	4	48	64	20	?	2,5	53	54	17P54B	_	~	. .	4	Ş	9
	r. (S	H1P29	H7230	H7P31	H7P32	H7P33	H 7 P 14	H7P35	47P36	H7 P 3 7	47P38	47939	17940	1794]	H1942	47943	7777	17P45	47P46	H7P47	47P48	H7P49	H7P50	15421	41P52	H7P53	47P54	47	1861	48 P.2	1893	I B P 4	1.1P5	10 P.
	-	_	Ī	Ī	_	_	_	_	_	Ī	_	_	_	_	_	_	_	Ī	_	_	_	_	_	_	_	_	_	_	_	_	_	_	-	-
	L.	01	0	2	01	0	0	07	0	01	01	2	2	2	9	2	2	01	2	0	<u>°</u>	<u>-</u>	0	2	0	2	Š	30	0	0.1	9	0	0	0
	>	104	99	154	99	54	49	7,	964	20	154	717	54	7	64	154	49	320	124	34	174	3 3 4	14	334	,74	112	174	134	202	747	708	34.2	709	4.5
	NCT VAL	300 304 10	30036410	30042410	30046410	30052410	30056410	30062410	30066410	30077010	30075410	30101410	30105410	30111410	30116410	301527108	30126410	30132010	30135410	30143410	30147410	30153410	30157410	30163410	3C167410	30001210	30007430	30013430	30020210	30024210	30030710	30034210	30040210	30044210
	_	13	2	13	13	3	=	7	13	_	2	2	_	2	-	2	-	=	_	=	2	-	13	_	Ξ	=	2	=	=	=	~	7	=	=
		_			_	_		_	_	_			_	_			_	_	_		_				_	_	_	•	_		^	۰.	_	_
	AUR	7	7	2	7.	7.4	-	~	-	8	101	102	103	104	105	901	101	10	Ξ	15	13	114	115	116	-	120	2	122	7	124	15	971	7	130
	0																																	
	SC	\mathbb{Z}	-	_	?		-	<u>-</u>	<u>_</u>	2	?	7	\hat{z}	_	-	<u>-</u>	_	-	7	$\widehat{}$	_	<u> </u>	_	<u>-</u>	Ξ.	_	?	13	ĩ	_	ĵ	<u>-</u>	_	13
	ž	0	2	0	b	0	7	0	9	0	9	9	0	၁	၁	0)	0	Э	9	0	၁	0	>	င	0	0	၁	၁	0	Э	0	b	2
	CP DM DS																																	
	ر																																	
	ပ္သ																																	
	15' S LUC																																	
	.v.	-			÷	-																				-							-	
	-																																	

SEC NĊ	3010	3020	3040	3050	3070	3090	3100	3140	3160	3170	3180	3200	3210	3230	3240	3260	3270	3290	3 500	3310	3330	3350	3360	33.70	3340	3400	0145	3430	3440	0646	3470	3480	3500	3510	3266
					,														*																
						:																						ş.*	:						
· · ·								٠.				•																							
. •	:																											-		Z 3					
	-	. ,																									1	Juli non ni		TO ROUTINE					
COMMENT			-																								7	2	,	2					
Ū		A12	A13	A14	5		91																												
	•	4	⋖	4	•		⋖																												
VARIABLE		. 21					2 1 d			- '	- ~	N		4	4 2	ŭ w		o ~			9	- c	~	13	î -	0	2 :	y Q	63	, N 5	3 4	2	Э. క	54	Ö
Y A X		LCR12	. 13.	1 7	_ S		L2P2 L3P1 L9TP	13	15.0	3	33	147	7 4	Č	4.	3 3	3	30	14.	2 4	LCRO	L4CP	4	LCKI	7 6	ZEKO	3	ZEKO	LCR3	1682	1 C & 4	161	2680	L20P	ZEH
0.00	SHL	STO	STC	STO	SHL STC	SHL	1 R B B B B B B B B B B B B B B B B B B	CLA	- W	CL A	ر د د	TH.	CLA T	CLA	Į.	Y E	CLA	۲ <u>۳</u> ۲	I W I	۲ ۲	C .	N C	I H I	CLA	TRA	CLA	Src	4 4 7 7	STO	TRA P	CL. A S.T.O.	TRA	CLA	TRA	כר ש
SHT							1222	1361												-						1451		1492			(44)		L4P4		1485
7		:		•				_								٠										_		_		-	Ĵ		ت		ند
OCT VAL							160003760																									140062210		150037560	
ADR	ć	100	135	000	100	100	070 071 136	561	* * *	134	. 521 055	126	131	057	134	137	190	745 062	551	063 150	064	153	156	990	910	020	055	050	056	235	020	137	020	142	020
6 SQ		2.2	13	1 11	13	2	222	2:	2 =	2:	13 -	2	- 	12	- 		7 (2)	- 22	<u>.</u>	- 2:5	13 1	- 	:=	7 6	2 2	2	~ 2:	_ 2	7 2	- - 			1 7	: =	- -
¥ 0))	00	00	00	0	000	00	9 0	0	50	0	00	0	90	0	5	00	0	0 0	5	0 5	0	0 0	 - 0	0	0 0	0	0	0 0	0	0	00	0	0
a		î î	13	·9 £	16	16	1 2 8	7	2 2	~ :	-	<u>*</u>		-	<u> </u>		7	<u> </u>	-	_ *	~	<u>*</u> -	<u>*</u>	2 :	- 0	-	~ :	2 ~	13	2 2	- ~	00		8	-1
207		26.	57	79 95	63	Ş	99	7,5	2,2	2	2 2	22	201	701	6 07	102	901	2011	111	211	511	511	117	120	771	123	124	971	127	3 5	132	133	134	136	137
- S)))	၁၁	3 O	.00		၁၁၁	00				0	0	0	9 0	0	93	9	ပ :	ככ	0	ပေဒ		00	.	>	o c	5	0	5	0	0	> =) >	C
. E) O	00		.00		000										-									٠.,	-								
-																																			

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 9)

			*																							GENERATED TR																												
	.11,1,257,,16,	HP10	L3F63	12 16.	177111171	1.5P2K		-13-1-37616-	MP12		יייי	· · · · · · · · · · · · · · · · · · ·	1141 904 101	HP13	LSP2M	15.	, 15, , 376, , 16,	7	L5P2N	.91	, 16., 0,, 16, 376	1013	LSP2P	17.	.17.1.27716.		H-16	15920	MODULE 1	OMMI	Linite	110H	LSP2R	1 mm 1	10 10 10 10 10 20	914	L5#25	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	10 2 0 4 0 4 0 2 0 3			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	10 34 6 36 16 36 4 MD 20	1 56 211	- 111	1-6-6-1-6-5	HP 21	. 2024		1.5.1.5.1.5.6	MP 22	N2457	e mm i	
SECTOR 11	ORG		AFCTOR	366			SECTOR	OBG.			1	SECTOR	ORG			Ž.	ORG	10 6		ğ	ORG	404		ğ	ORG	TRASS	HOP	HPC		SECTOR	ORG	è	HPC	SECTOR	086	è		SECTURE				2000		. Q	SECTOR	980			KECTOR		d OH	HPC	SECTOR	10)
		15921	21.		1 5021	3 1 2	:)	1 5028	4010H	71.4	•		1.5821	HP13	•		LSP2M	HP14			LSP2N	HP13	•		•	L5P2P	HP16	•	•		L5P29	HP17	•		L592R	# 18	•	. 6836	127.63) I (•	1 502T	HP20	•		1 50215	2,03		1	1 5P2V	HP22	•	
			10000091			140177330	265117001			071710071	0+1+10091				160177150				160000160				160151370					401000000					411000610				421001020			************	064100164			441002040				461003460				461030060		PTC ADAPT Self-Test Program (Sheet
•	370	370	370	;	7			272	37.5	316	316		373	373	373		374	374	374		376	376	376		377	322	377	377			-	100	-		~	700	~	•	¹	<u> </u>	•	•	•	3	•	•	, A	3	•	•	900	•		Test
,	16	2:	2		2 2	2 2	9	4	2 4	2 :	9		9	91	91		91	91	91		9	9	2		9	2	91	2			0	0	0		-	~	-	•	4 6	4 1	4	•	h 15	۰,	•	4	•	٠.	•	•		•		If.
1	0	0	9	•	ه د	o c	•	c	> <	> 0	3	•	0	0	0		0	0	0		0	0	0		0	0	0	0				-	-	•		~ i	-	•		٠.	-	-		. –	٠	-	٠.		•	-	-	-		Se
		0			•	•			•	•				0				0				0				2	0				•	0				0			•	•			•	•			c	•			0			\mathbf{PT}
	257	257	٠.	. •	٥ د	>		716	9 10	0			2	9			376	376			0	0			277	277	322				0	0			-	~		•	4 6	٧		,	9 4	٠.		4	•	•		•				ADA
	٠ 🗕	-		•	9	>		-	٠.	-			0	0			0	0			0	0			_	_	_				0	0			-	~		¢	ه د	>		•	,	•		c	• 0	>		-	-			ວ
	=	=			2:			:	2 :				ľ	=	_	Ž.	91 0	2		_	2	9			1	Ļ	0 17	·			•	• .:			-	~		•	4 6	4		•	7	•		4	•	•		•	•			Ĕ
	0	0		•	0 (9		. •	•	>			0	0			0	0			0	0			0	0	0				-	_		•	-	~	-	•	٠.	•	•	-	- ۱	•		_	-	•		-	-			14-
•	-											:				-												٠.												•												ē		Figure 7-13.

VARIABLE

LHS

160127710

•																																			
						•																						•							
		-																																	
COMMENT															_				_																
VAR TABLE	1.6.1.60.1.6.1	MP23	~			LSP2Y	10 101	1. 10 100. 1. 10. 27	1 5927	11 881	L. 11, 200, 1, 11, 37	HP26	LSPZAA	12 MM1	1, 12,, 376, 1, 12, 377	HP27	L 5P 288	13 AMI	1, 13,, 376, 1, 13, 377	HP 28	159266	I WALL TO THE TOTAL TOTA	10 14 14 14 14 14 14 14 14 15 14 15 14 15 16 14 15 16 16 16 16 16 16 16 16 16 16 16 16 16	L\$P200	15 MM1	1.157.1.15.177	HP 30	LSPZEE	10 MM1	1, 16, 1,, 1, 16, 100	MP31	17 441	1,17,1,375,1,17,77	HP 32	LSP3
300	ORG		SECTOR	ORG	10	T DE	SECTOR	980	A G	SECTOR	ORG	d DH	¥PC	SECTOR	ORC	9	HPC	SECTOR			HPC	SECTOR Sector	3 6 2	Ę	SECTOR			FPC	SECTOR		b s	CECTOB	35.0 086	_	¥ P C
LHS		LSP2W	Ç.		LSP2X	HP24	•		L5P27 HB25			L5P22	HP 26	•		LSPZAA	HP27	•		1.59288	HP 28	•	15026	HP29	•		L5P200	HP30	•		LSPZEE	16.44	•	LSPZFF	MP 32
OCT VAL	٠	471017470				501040100			6111001110	21.001.0			5211771120				531177130				241011540			551003550				261000360				2111111			130074000
AOA	-	60	•	11	017	11		27	27	,	37	037	37		377	377	377	į	377	377	377	;	11.	377		111	177	111		00	86	3	11	7.70	=
9				_	_	_		_	~ ~	,	_	_	_		~	~	~		_	13	_		• •			.		•		Δ.	•	2	_	~	_
	_		-	_	_	_		2	2 -		1	=	= =		=	= =	_		_	_	_			-		_	_	-		<u>~</u> .		- -	_	_	_
	-		4	-	~ ~	-			 -	•	1	1 0	=		-	- - 0	_		_	_	-	•		. –		-	1 0	-		≃ .	 	-	1	1 0	_
OP ON DS 9 ADR	-	- -	•	-	- -	-			 0	•	1	1 0	7		7	7 0	- -			0	-	٠		,		7	1 0	7 7			 	-	-	1 0	_
	1 09	0 09	•	37 1	37 0 1	-		1000	7 0 001	•	200 1 1	200	7		376 1 1.	376 0 1 13	-			_	-				•	1 1	7 0 1	7 7		-	 0		375 1 1	375 0 1 1	-
	09 0			0 37 1		-		1000	7 0 001	•	0 200 1 1	200	7		0	0	-		376	-	-		22.0			1 1 2 0	· 0	7 7			0		1 375 1 1		-
1H 15 5 LOC OP ON 0				7 0 37 1 1		-		1000	-	•		200	7		0				376	376 0 1	-					11 2 0 51	150 7 0 1 1	<i>-</i> -		0 1 91	1 0 0 1 91		11 1 375 1 11		-

SEO NO

			•																							:																			
COMMENT	CHECK OF TRANSFER CLASS INSTRUCTIONS.																	٠								CUMULATOR.									CUMULA TOR.										-
	E					•	•																			¥									Ž										
VARIABLE	CHECK OF TRANSF	,,,373,,13,	LSP7A	TRA TO SYLL I	. 1, 373, 13,	±050000000	LSP7A	THE INSTRUCTION.	170.13.	LEGGS	7 6 6 7		1274	VARZ	=0400000000	1.584	1 d S 6 H	THE INSTRUCTION.	HSP4	VARI	HSPS	VAR	=0000000000	1.585	H95P1	THI WITH CLEARED ACCUMULATOR.	HSPS	VARI	HSP6	VAR2	-00000000000	רוצאור	LSP6	H9561	THE HITH CLEARED ACCUMULATOR.	H5P6	VARI	H5P7	VAR2	0000000000≠	L15P1L	1.597	1456H	1691	L95P1
OPC	BEGIN	ORG	TRA	_	ORG	4	Z Z	_		•	֓֞֞֜֜֜֝֓֞֜֜֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֓֓֡֓֜֜֓֓֓֡֓֓֡֓֡֓֡֓֡	,		210	¥.	Ξ	å	rest	CLA CLA	STO	4	STO	4	7	đ	_	۷.	STO	4	STO	۷.	Ē	TRA A		rest	<	9	٩.		CLA CLA	ZNJ	TRA	<u>-</u>	=	TRA.
5	9	5	Ξ	Ξ	5	ฮ	F	Ξ	ē	ָּה בּ	3 5	7	3	3	ರ	Ξ	Ī	Ξ	ರ	S	J	v	5	Ē	Ξ	=	ರ	S	ರ	S	7	=	Ξ	Ħ	Ξ	ರ	5	3	S	ರ	Ξ	۳	¥		
LHS	•			•		1597		•		.091	1313							•	1.584							•	1.585								•	L5P6								LSP7A	LISPIL
OCT VAL		•				2000000000								•	\$0000000								20000000								00000000									000000000					160000560
중.		32	226	}	33	25	226)	ž	1 6	36	2	5	170	53	111	970		10	070	000	120		206	920)	70	010	03	110	154	27	917	970		03	010	400	7	154	227	373	92	230	22
9 ADR		_	~)		_	. ~	•	_	• •		-	0	_			0		0	-		-	•	٠ ٧	9	,	0	-	•	0	_	~	~	-		0	0	•	0	_	~	1 3	0	8	-
	1	13	13	;	2	=	=	:	~	:	2:	2	2	2	2	<u>.</u>	2		2	2	=	: :	2	2	~	:	13	13	2	2	13	=	2	2		13	13	13	13	13	13	13	13	13	2
OM DS		0	0	•	0	0	a	•	Ċ	•	9 (>	0	0	0	0	0		0	0	•	•) · C	0	· c	•	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0
6			10	:		1.7	2	•		•	::	7	_	2	11	*	0		17	_	-	-	-	•	•	•	17	13	17	13	11	Ť	2	0		17	13	11	13	11	4	01	0	<u> </u>	0
15 5 1.00		373	373	:	373	7.3	72.	· .	7		2;	Z :	172	173	174	175	176		177	200	200	202	203	204	205	,	206	207	210	211	212	213	214	215		216	217	220	122	222	223	224	225	526	227
v	•	0			. –		-	•	•		5 (ο.		0	0	0		0			•	•	0	0	•	0	0	0	0	0	ó	0	0		0	0	0	0	0	0	0	0	0	0
		0	0	•	¢		0	•	•	•	o (0	0	0	0	0	0		0	0	•		· c	_	· C	•	0	0	0	0	0	Ģ	9	0		0	0	0	0	0		0	-	0	0
· E		0		•	C	•) C	•	c	> (9	0	0	0	0	0	0		c					0		,	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0

SEQ NO

SEQ 1	**	15			56	8	8	**	35	36	35	75	35	95	26	35	36	96	95	5	· ·	Ĩ	[G	15	Š		Š	. 16	16	36	
COMMENT				TO ROUTINE 2														•					•								
VARIABLE	BEGINNING OF ROUTINE TWO	ION OF STO - ALL DNES.	CLA LCR2	1692	L6P1A	L2P1	1991	H6P2	TO VARI	H6P3	VAR2	=0111111116	***	L95P1	TEMP1	=0000000000	TEMP L	L6P2A	L95P1	=000000000=	LISPIK	STO WITH ALL ZEROS.	H6P 3	VARI	H6P4	VARZ	*0000000000	TEMPI	=0111111116	renp 1	L1591K
OPC	BEGINN	OPERAT	CLA	THI	TN2	TRA	TRA	CLA	STO	CLA	STO	CLA	TNZ	TRA.	STO	CLA	CLA	TN2						STC	CLA	STO	CLA	STO	CLA	CL A	TN2
LHS	•	•	L6P1				L6P1A	1682												L6P2A		•	1643								
OCT VAL							140057610					111111116		160000560		000000000			160000560	200000000							000000000		111111116		
OP OM OS 9 AOR			950 1	235	234	910	156	900	010	00	1 0 1	157	544	155	1 017	154	1 077	152	155	133	173	•	00	010	010	170 1	154	1 077	157	1077	173
os s			13	13	13	13	2	13	13	13	13	2	13	13	13 1	13	13	13	13	13	2		13	13	2	2	13	13	13	13	13
. .			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0
d			17	<u></u>	4	10	00	11	13	11	13	1.7	4	00	6	11	11	4	00	~	*		17	13	11	13	11	1 3	1	-	4
201 8 81			0 0 230	0 0 231	0 0 232	0	0	0 0 235	0	0	0	0	0	0	0	0	0	0	0	0	0		0 0 253	0	0	0	0	0	197 0 0	0	0 0 263
=			_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	_

SEC NO	5830 5840 5850 5850 5860 5880 5890 5900 5910	5940 5950 5950 5960 5980 5980 6000 6000 6050 6050 6050 6050 6050 60	6100 6110 6110 6130 6130 6150 6160 6210 6210 6210	6240 6250 6270 6270 6270 6370 6370 6370 6370 6370 6370 6370 63	
		·			
		A 0	•		
<u> </u>		0 0 0	VER SED		
COMMENT	BY ADD	8	IT.	90	
	FILLED BY AUD.	8E CHANGED BY ADDING ZERD 776 8000 776 8E CLEARED BY ADD. 776 776	CCNSTANTS	S ON A DO	
BLE	Q (2) /2	MULATOR BE H6P5 H6P6 H6P6 H6P6 H6P6 H6P6 H6P6 H6P6	LISPIK LISPS EXCEPT CONSTANTS REVERSED. H6P1 VAR1 E000C000002 =07777776 LISPIK LISPIK R CHANGE OF SIGN BIT. H6P8 H6P8	443.2 40200000000 402000000000 402000000000 402000000000 404010 406000000000 406000000000000 4060000000000	
VAR I ABLE	ACCUMULATOR H6P4 VAR1 H6P5 VAR2 = 007777 = 15P1K = 177777 = 177777	ACCUMULATOR BE H6P5 H6P6 VAR1 H6P6 VAR2 =017777777 =000000000000000000000000000000		· · · · -	
0 0 C	•		TNZ SAME AS STO CLA CCLA CCLA TNA CHECK FI CCLA	STO CLA TM1 TM1 TRA TRA CLA STO CLA CLA TM1 TM1 TM1	`
				•	
LHS	T 6 P 4		1697	1689 16810	1
OCT VAL	000000000 011111116 0111111111	77777776 0000000000 777777776 0000000002	000000002	200000000 200000000 4000000000 400000000	4
00.1	0000	7111 0000 1111 1111	0000	13 1 071 13 160 20000000 13 160 20000000 13 1 173 13 015 13 107 13 153 40000000 13 153 40000000 13 153 40000000 13 153 400000000 13 153 400000000) 4
9 ADR	010 010 011 1 071 154 157 1 173	1 070 1 070 1 071 1 157 1 157 1 173 1 070 1 071 1 157	1 1 7 3 1 1 1 3 1 1 1 1 3 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1)
0.5				7.0	
MO 90	113 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	113 00 00 11 11 11 11 11 11 11 11 11 11 11		mr + 0 - mr mr + 2 + 2 + 2	
T.OC	666 666 772 773 754	2776 2777 301 301 302 306 306 306 310 311 311	55 25 25 25 25 25 25 25 25 25 25 25 25 2	A 44 MARRO 48 4 4 MARRO 4	•
S	000000000	_ NNMMMMMM	m mmmmmmmm mmm o ooooooo ooo)
S 1 H 1	00000000	-		00000 000000 00 E	
_				<u> </u>	4
				r.	

	COMMENT							
	VARIBBLE	Н6Р11	VAR2	=0252642550	=0107301660	=0362144430	L15P1K	
	000	CLA	STO	CLA	ACC	SUe	ZN.	
	LHS		,					
	OCT VAL			252642550	107301660	362144430		
	DM DS 9 ADR	017	071	191	791	163	173	
	.0		-				-	
-	0.5	13	13	13	13	13	13	
	¥.	<u>.</u> 0	0	0	0	0	0	
	8	11	13	1	۲.	~	4	
	1S S LOC	346	347	350	351	352	353	
	·vs	э	0	0	0	0	0	
1	. <u>S</u>	0	0	0	0	0	0	
	Ξ	0	0	0	0	0	0	

SEC NO

LISPIK D ZERO TO CHANGE ACCUMULATOR.

> • 16P21

9777777776

=0777777776

LISPIK D ZERO'TO CLEAR ACCUMULATOR.

16822

=00000000000=

=07777776 =00000000000 L15P1K ND OF ALL BITS. H6P23

16623

77777776

#00000000000 #077777776 L15P1K

0000000000

JR ABILITY TO RETAIN ACCUMULATOR

16920

=0252525252 =0525252524 L15Plk

25252525 525252524

v	_ '	7	_	2	ĸ	F

=0046453224 =0144722350 =0131530654 L15P1K ND FOR CLEARING ACCUMULATOR.

> . 16P18

046453224 114722350 731530654

OCT VAL

VAR I ABLE

H6P19 VAR2 =052525254 =0252525252

> 525252524 252525252

FOR EVEN BITS.

. L6P19

\$ 5 LCC \(0 \) \(0	SEG ND	0151	7580	5557	0192	1620	7630	7640	7650	1660	1970	7080	0692	0011	0177	0277	0577	0411	0511	0111	0822	06/1	0.87	0182	782	7830	7840	7857	7860	7870	7880	1890	0064	0161	0261	0861	7950	0961	0161	0862	9661	0108	000	0.008	8040	8020	0908	8010	9080	1608	0716	8120	8130
120 17 13 13 13 13 13 13 13	сонмелт		•		•								•																										ZEROS.														
1	VARTABLE	ALL		VAKI	27.7	=()77777776	=071717776	L 15P 1K	XOR WITH ALL ZEROS.	H7P2	VA* 1	H7P3	VAR2	=000000000	0000000000	Librik	SIGN HIIS.	~ · · · · · · · · · · · · · · · · · · ·	VAKI		7447	104000000	20000000	ALL BUT CICK BITC.	#EL PC1 310M 0113:	7 - 2	1 X 2 X 1	C 20 X	3011111116	=03777776	L15P1K	LOW URDER BITS.	H7PS	VAH 1	9474	VAR 2	=0000000000	L1591K	CROER BIT	H7P6	VARI	1411	VAK 2	=07777777	LISPIK	1777	1 956 1	330 1	1477	VARI	8071	-052525254	=0525252524
5 5 LDC UP DN DS 9 ADR CCT VAL 0 1 120 17 0 13 034 0 1 121 13 0 13 1070 1 124 17 0 13 035 0 1 125 19 0 13 1071 0 1 127 17 0 13 035 0 1 137 17 0 13 036 0 1 137 17 0 13 036 0 1 137 17 0 13 037 0 1 137 17 0 13 037 0 1 137 17 0 13 037 0 1 141 0 13 0 13 173 0 1 145 17 0 13 037 0 1 145 17 0 13 040 0 1 145 17 0 13 040 0 1 145 17 0 13 040 0 1 154 17 0 13 040 0 1 155 13 0 13 177 0 1 156 17 0 13 040 0 1 157 17 0 13 040 0 1 157 17 0 13 040 0 1 157 17 0 13 040 0 1 157 17 0 13 040 0 1 157 17 0 13 040 0 1 157 17 0 13 040 0 1 157 17 0 13 040 0 1 157 17 0 13 040 0 1 157 17 0 13 040 0 1 157 17 0 13 040 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 040 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 041 0 1 157 17 0 13 042 0 1 177 17 0 13 043 0 1 177 17 0 13 043 0 1 177 17 0 13 043 0 1 177 17 0 13 043 0 1 177 17 0 13 042 0 1 177 17 0 13 041 0 1 177 17 0 13 041 0 1 177 17 0 13 041 0 1 177 17 0 13 043 0 1 177 17 0 13 043 0 1 177 17 0 13 043 0 1 177 17 0 13 043 0 1 177 17 0 13 043 0 1 177 17 0 13 043 0 1 177 17 0 13 043 0 1 177 17 0 13 043 0 1 177 17 0 13 043 0 1 177 17 0 13 043 0 1 177 17 0 13 043 0 1 177 17 0 13 043	UPC		CLA	STC	י עני	ē	XOX		×		STC	CLA	STO	CL A	š	1N.C	נונג פרינג	יים מיים	7.0	1 C	2.0	, 4 ,	204	27.0	ر د د د د	יני מיני	. v	210	V	X CX	INZ			STO	ָר ע כר	2	ָ ברא ברא	IN		CL A	SIC	٠ د د ه	2 .	4 C.	TN2	TRA		CHECK	۲. د ۲.	STO	בר א בר א	CLA CLA	XOX
S S LOC OF DM DS 9 ABR 0 1 120 17 0 13 034 0 1 121 13 0 13 1 070 1 122 17 0 13 035 0 1 124 15 0 13 1 173 0 1 127 17 0 13 035 0 1 127 17 0 13 157 0 1 131 173 0 1 132 13 0 13 1 173 0 1 132 13 0 13 1 173 0 1 134 15 0 13 154 0 1 134 17 0 13 037 0 1 134 17 0 13 037 0 1 144 13 0 13 173 0 1 145 17 0 13 040 0 1 154 17 0 13 070 0 1 154 17 0 13 070 0 1 154 17 0 13 070 0 1 154 17 0 13 070 0 1 155 17 0 13 070 0 1 156 17 0 13 173 0 1 157 17 0 13 070 0 1 157 17 0 13 070 0 1 157 17 0 13 070 0 1 157 17 0 13 070 0 1 157 17 0 13 173 0 1 157 17 0 13 173 0 1 157 17 0 13 173 0 1 157 17 0 13 173 0 1 157 17 0 13 173 0 1 157 17 0 13 173 0 1 157 17 0 13 173 0 1 157 17 0 13 173 0 1 157 17 0 13 173 0 1 157 17 0 13 173 0 1 157 17 0 13 173 0 1 157 17 0 13 173 0 1 157 17 0 13 173 0 1 177 17 0 13 173 0 1 177 17 0 13 173 0 1 177 17 0 13 173 0 1 177 17 0 13 173 0 1 177 17 0 13 173 0 1 177 17 0 13 173 0 1 177 17 0 13 173 0 1 177 17 0 13 173 0 1 177 17 0 13 173 0 1 177 17 0 13 173 0 1 177 17 0 13 173 0 1 177 17 0 13 173 0 1 177 17 0 13 174 0 1 177 17 0 13 174 0 1 177 17 0 13 174 0 1 177 17 0 13 177 0 1 177 17 0 13 177 0 1 177 17 0 13 177 0 1 177 17 0 13 177 0 1 177 17 0 13 177	1.HS	•	1.771						•	L 7P2							•	1173							, 40,	*						•	1795						•	1776		٠					L1591K	•	L7P7				
S S LUC OF DM DS 9 0 1 120 17 0 13 0 1 121 13 0 13 1 0 1 122 13 0 13 1 0 1 123 13 0 13 1 0 1 124 17 0 13 0 1 137 17 0 13 0 1 137 17 0 13 0 1 144 4 0 13 1 0 1 145 17 0 13 0 1 145 17 0 13 0 1 146 13 0 13 1 0 1 157 17 0 13 0 1 177 17 0 13 0 1 177 17	OCT VAL					71111111	71111116							000000000	000000000							00000000	00000000						21111116	317717776							200000000	3000000					,111111	71111111			095000091					525257524	52525254
S S LUC OP DW OP 1122 113 113 113 113 113 113 113 113 11			034	020 1	660 610	110 1	157	173	•	035	010	036	1 071	154	154	1 173	,	036	020		170 1	133	661	621 1	1.00	0.00	0.00	020		171	1 173		040	0.00	041	170	ה ל ה	1 173		1 70	0.00	045		221	1 173	1 174	155	•			043	164	164
S S LOC UP 0 1 120 172 1 120 173 0 1 124 174 0 1 134 174 0 1 144 174 0 1 156 173 0 1 165 173 0 1 174 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			0 13	0	0 13	2 :		-		0 13	c 13	0 13	0 13	0 13	0 13	0 13		0	6 7 0	1	67.0	•	<u> </u>	1	-	1:	2 -			3	130		0 13	0	0 13	<u> </u>	֓֞֝֜֜֜֜֜֜֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֜֓֓֓֓֓֡֓֜֓֓֓֡֓֓֡	130	· •	1 0	0 13	<u>.</u>	1:		0 13	0 13	0 13	•		- .		- ~	0 13
и эоэооо осооо эооооо осооо осоооо осоооо осоооо			13	13	_ :		2	. 4	•	1.7	13	~	13	17	15	4		_	<u>~</u> :	<u>.</u> :	2 :		<u>.</u>	*	•	2 :	<u> </u>			2			11	13	_ :	2:		4		11	13	_ :	61	- 5	4	0	00	ŗ	17	<u>.</u>			15
и эоэооо осооо эооооо осооо осоооо осоооо осоооо	רסכ		1,20	121	122	521	57 173	126	0 7 1	121	1 30	131	132	133	134	135		136	137) •	141	741	٠ <u>٠</u>	7 7		7	051	* 4	٦ . ٢	Ţ	Š		154	155	156	25.	٥٧	9	,	163	164	591	0 7	02	171	112	173	,	5.	5.	9,7	000	103
	۰,5									0	0		-						-	-																				-	-	⊸ -	-		-	-	-				- -		-

-	, E	207 \$ 8	8	OH DS		9 ADR	OCT VAL	LHS	OPC	VALIABLE	COMMENT		SEC NO
	-	1 202	4	0	1 1 1	173			\ N	21.651.1			
							•	•	CHECK	ALL FUEN RITE.			8140
		-	-	0		043		1.798	4 J	F 7P B			0518
		-	_	0	-	0.0)					8160
		٠.	_	0	•	940			, <u>-</u>	7021			8110
		. –	-	-	-				7 7				8180
		• '-	٠		•	1 7 2	2636363		2 4	2 AA			8190
		-				3	25252525		, A	=026363636			6200
		0 1 211	•	0	-	173	47.17.17.1		. N	1 1501K			8210
					•	•		•	_	ACCUMINATOR LETH YOU			8220
		-	11	0		740		1799		DAZH			8230
		-	•	0	-	010			STC	- XV>			8240
		-	· ~	0	,	045			, T	01424			8250
		-	_	0	-	170			210	VAR 2			8260
		~		0	•	157	111111116		4 2	=0111111116			0178
		-	-	0		154	000000000		XOX	2000000000			0878
	0	0 1 220	~	0		157	111111116		SUE	=011111110=			0470
		-		0	3 1	173			1 N Z	LISPIK			0000
								•	SAME	AS L7P3			8 120
		-	_	- ن	m	045		17910	CLA	01 <i>d</i> 2H			930
		-	_	0	1 6	070			STC	VAKI			9.70 0.40 0.40
		-	_	0		940			CLA	11011		•	8 350
		-	_	0	-	110		,	STC	VAR 2			8 360
		-	-	-		154	000000000		CLA	=0000000000=			8370
		-	_	0	_	157	177111116		XOR	=0111111116			8380
	0	0 1 230	~	0	~	151	111111116		SUE	=0171717176			8390
		-		•		173	-						8400
								•	LLE	AS L7P9 WITH UDD BITS			8410
		_	_	0	~	046		L7P11	CL A	11474			8420
		-	-	0	7 6	010			STC	VARI			8430
	0	0 1 234	1	0	m.	047			CLA	H7P12			8440
	_	-	_	0	_	110			STC	VAR.2			8450
		-	~	0	~	164	525252524		CLA	=052525254			8460
		_	_	0	٠,	165	252525252		XOX	=025252525			8470
		٠.		0	•	151	111111116		SUB	=0111111116			8480
		-		0	-	13			Z N 2	LISPIK			8490
		•						•		AS L7P3 WITH EVEN BITS	115		8500
		٠ .	7	0	· .	240		L7P12	CLA	H7P12			8510
		٠.	٠.	- ·	- -	010			21.0	VAKI			8520
			- -			0.50			٤.	81A/H			8530
					- -	1 .			2 :	VAK			H 540
				-	٠ ا	691	767676767		ָ נְרָאַ	7675767670			8550
		٠ -	-		9 11	101	722767676		Š	#76767676D=			0000
	, 0	22.10		-	-	121	91111111		302	115018			0/48
		•	•	• • .	•			•	CHECK	117.11			0040
		-	_	0		050		17013	ر د د د	H7913			00.78
	0	0 1 253	13	0	-	070		:	510	VARI			8610
		-	_	0		051			ر د ا	47714			8620
		-	_	0	3 1	110			STO	VAR.2			8630
		-	-	0		151	111111116		CLA	=0111111116			8640
		_		0	m	172	411111114		¥S∪	=077777774			8650
		٠.		0	<u> </u>	157	11111116		SUB	=077777776			8660
		-	-	0	_	173			1 N Z	LISPIK			9670
		•		,				•	CHECK	RSU			8680
	, 0	797 1	- [- -	12	051	٠	17914	ברא מנו	4777			8690
	,	,							;			. `	
re 7-13.	Д	PTC A	ADAPT		LF-1	rest	Self-Test Program (Sheet 19)	(Sheet	19)				
									1				

SE			•	·
			:	
				•
		•		•
	•			
COMMENT		.•	ż	
0.0		ACC	2110	
J		EAR.	ž	
		RSU H7P16 VARI H7P17 VARZ =UCCCCC0000 =UCCCCC0000 L15P1K H7P17 VARI H7P17 VARI H7P18 -UCCCC000000000000000000000000000000000	VAR1 +7P19 VAR2 =0331033100 =0265026500 =0733734GC L15P1K CHECK OF SHIFT INSTRUCTION. 0UT OF SIGN BIT. WAR1 WAR2	÷
	200	0 Q A Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q	VAR1 H781 VAR2 =0331033100 =0735026500 =073377340C L1591K CHECK OF SHIFT II 0UT OF SIGN BIT- H7819 VAR1	=0400000000 1 L15P1K FHRUUGH SIGN BIT H7P20 VAR1 H7P21 YAR2
ų	WAR2 WAR2 =0000000000 =071777776 £15P1K HP 15 WAR1 H7P16 H7P17	H V V V V V V V V V V V V V V V V V V V	VAR1 VAR2 VAR2 =0331033100 =0265026500 L15P1K L15P1K T OF SHIF T OF SIGN B VAR1 VAR1	1 1 1.15P1K RUGH SIGN 1 17P20 WAR1 H7P21 VAR2
VAK [ABL F	2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	10000000000000000000000000000000000000	1 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	
/AK	H7P15 VAR2 =00000 =000000 =07777 L15P1K H7P15 VAR1 H7P16 H7P16 H7P16 H7P16 H7P16 H7P16	UVAKI HTP16 VARZ =U0CCC =U0CCC =U0CCC L15PIR HTP17 HTP17 HTP17 HTP18 =UTT7 =UTT7 =UTT7 =UTT7 =UTT7 HTP18	VAR1 H7P19 VAR2 =03310 =07331 L15P1K L15P1K if OF S H7P19 VAR1	= 04000 1 L 15P 1K R 0UGH H 7P 20 VAR 1 = 02000
-	88			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
J	CLA CLA CLA CLA CLA CHECK CLA CLA CLA CLA CLA CLA	CHECK CLA CLA STU STU CHECK CLA CLA CLA CLA CLA CLA CLA CLA CLA CLA	STO CLA STC CLA CCLA TNZ TNZ TNZ TNZ CCLA CCLA	SHL SHL TNZ SHIFT CLA CLA CLA
CPC	CLA CLA CLA CLA CLA CLA CLA CLA CLA CLA	CLAC CLAC CLAC CLAC CLAC CLAC CLAC CLAC	STC CLA STC STC STC STC STC STC STC STC STC STC	SHI SHI SHI SHI SHI SHI SHI SHI SHI SHI
	• L7P15	17916		• L7P20
LHS	.5	ā. ā.	5	.5
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	00 000	0 0 0	o o
OCT VAL	000000000 000000000 77777776	000000000 0000000000 000000000 00000000	331033100 265026500 733773400	400000000
)CT	0000 1777 1777	0000 1777 0000	1103 5502 1377	0000
J	995 25	56 7 56	4 2 ×	2 2
ADR	052 071 133 154 157 173 052 070 070 071 157	0053 0070 0071 0071 1154 1173 0055 0070 0071 1173	070 071 173 174 175 175 173 173 173	051 173 057 070 060 060
۷ 6				
DS				n nn nnann
Š	000000 0000000	000000 0000000 0	0000000 0000	
90			ULUL 4	12 24 PECE
707	264 265 266 266 271 271 272 273 274 275 276 300	301 302 303 305 305 305 310 311 311 311 310	321 322 323 323 324 325 332 331 330 331	33 33 33 33 33 33 33 33 33 33 33 33 33
S L(300000 000000 300000			on MM MMMMM
1.5	200000 000000	000000 0000000 0	000000 ,0000	00 00 0000
Ξ	000000 0000000	000000 00000000	000000 0000	00 00000

COMMENT		. 000 BITS.									TAG OF ALL GOD BITS.				•						L FVEN BITS.									TWO OF ALL FVEN BITS.									L BITS.				,					L MITS.	
VARIABLE	~	LISPIK K SHEFT LEFT ONE OF ALL TOO BITS.		VARI	H7P22	#AFE = # 100 100 100 100 100 100 100 100 100 1	1	•	=0752525250=	115P1K	SHIFT LEFT	47P22	1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	VARZ	=052525254	~		=05252520			Ž	v 1 v 5 v 1 5 v 1 5 v 1 2 v 1	247	H7P24	VARZ	+025252525			1 1 99 1	SHIFT LEFT	H7P24	VAKI	H1P25	VAR2	-U236363636	,	=0252525250		Š	41625	NAY!	H7P26	**************************************	1	•	** ** ** ** ** ** ** ** ** ** ** ** **	LISPIJ	.X SMIFI LEFI INO OF ALL BIIS. HTP26	
000	SFL	TN2 CHECK	CLA	STC	מינ נוס	, T	Y S	!	SUB	7 N L	Č.	ל נ נ	, 5	STU	CLA	SHL		SUB	7 N L	TRA	S C E	2 5	210	CLA	STU	CLA	SH	9113	2 Z	CHECK	CLA	STO	CLA	2 5	SH		SUB	1N2	CHECK	CLA	STC	4 5	7 5	S. F.	,	· SUE	ZNL	CLACK	;
LHS		•	17971								•	77417				,					•	17071							•	•	17924								•	L7P25								L7P26	
DCT VAL						525252526	177777		2525252						525252526			525252520		130001410						252525252		76363636	P26363636					36.16.36.36.3	212727676		2525252						71177777			77777774			
ADR	200	173	090	020	90	7		100		173	;	195	2 6	071	164		005	177		200	76.	06.1	070		071	165		3 :	234	}	063	010	90	1/0		200	176	234	į	490	010	2 5	2 2	5	100	172	234	065	
S	~	13 1	<u>~</u>	~; ·	7.	-	•	•		2	,	•	. ~		_		<u> </u>	<u></u>	_ _:	~		٠.	2		13.	~	•	2:	2 2		~	~	<u>.</u>	- 	•	2	2	~		·	- 	2.5	_ ~	•	13	13	13	13	•
J KO	0		ü	0	0 0	, -	,	0		-			, -		0		-			-	-					0			· -		-	0		0 0	•			0		- .	0	5 6		•	0		0	0	
9 20 NO 90	. 2	•	4.7	<u>~</u> 1	-	1	•	91	~	4	,	4 N		2	1		91	7	•	8		-	-	-	13	11		2 ^	•		11	_	2 :	^ -	•	20	2	•	. !	_:			1	:	91	7	•	1	
g	344	345	346	347	350	162	,	353	*	355	;	2 4	2	361	362		363	364	365	366	•	۸ ۳	•	ß	٠	~	9	2 =	: 2	!	13	<u> </u>	2 :	2 2	:	20	17	22		5	5 ;	5 %	, ,	;	30	<u>.</u>	32	33	1
IN 15 5 LOC	_	7		·		-	•	7	~	_				, m	~		_	~	- ·	 	•		0	0	0	0	•	> <	0		၁	٠,	۰ د	٥ د	,	0	0	0		5 6	٥ د	> <	, ,	,	0	0	0	0	(
15	0	0	0	0	0 0	9 0	3	٥	9	0	,	9	9 0	0	٥		0	0	0	3	-	-	-	-	-	-	•	-	٠ -			<u>.</u>	- -	-	١	-	٠.	-	•			٠.	-	•	-	٠.	-4	-	į
£	0	0	0	0	o e	•	,	0	Ω :	0	•	9 6	• •	0	ò		0	0	0	0	c	o	0	0	0	0	•) C			0	6	5 6	0		ø	0	0	•	-	> c	· c	0	٠.	ပ	0	9	0	,

SEG NO

COMMENT									F ALL ZERDS.									F ALL 7EXOS.								
VARIABLE	VARI	HIP21	VAKZ	=0777177776			=011111111	L15P1J	SHIFT LEFT UNE D	H7P21	VARI	H7P2H	VARZ	=0000000000	-		L15P1J	SHIFT LEFT TWO UF ALL 7EXOS.	H7P28	VAKI	H7P29	VARZ	=000000000=	7		r 1811
OPC	STC	CLA	STO	CLA	SHL		SUE	ZN1	CHECK	CLA	STÜ	CLA	STC	CLA	SFL		7N.L	CFECK	CLA	STO	CLA	STC	כר ע	SHL		1 N Z
LHS									•	17927								•	17728							
CCT VAL LHS				111111116			177777710		•	L7P27				000000000				•	17928				000000000			
CCT VAL	010	990	. 140					234				067	071	-		100	234			010	010	071			002	234
ADR CCT VAL	1 070	990	1 071			200		234				190	1 011	000000000 +51		100	234			0 0 0 1	010	1 011	154 0000000000		002	234
ADR CCT VAL	13 1 070	13 066	13 1 071					13 234				_	13 1 071	-		13 CO1	13 234			13 1 670	13 070	13 1 071			13 002	13 234
ADR CCT VAL	0 13 1 070	990 €1 0	0 13 1 071					0 13 234			010 1 1	_	0 13 1 071	-		100 13 001				0 13 1 670	0 13 010	0 13 1 071			0 13 002	
CCT VAL	13 0 13 1 070	17 0 13 066	13 0 13 1 071					4 0 13 234			010 1 1	_	13 0 13 1 071	-		16 0 13 601	c 13			13 0 13 1 670	010 11 0 11	13 0 13 1 071			16 0 13 002	
OP OM DS 9 ADR CCT VAL	34 13 0 13 1 070	35 17 0 13 066	36 13 0 13 1 071					42 4 0 13 234			010 1 1	_	46 13 0 13 1 071	-		0 13	c 13			53 13 0 13 1 670	54 17 0 13 070	55 13 0 13 1 071			57 16 0 13 002	
OP OM DS 9 ADR CCT VAL	0 34 13 0 13 1 070	0 35 17 0 13 066	0 36 13 0 13 1 071					0 42 4 0 13 234			010 1 1	_	0 46 13 0 13 1 071	-		0 13	c 13			0 53 13 0 13 1 670	0 54 17 0 13 070	0 55 13 0 13 1 071	17 0 13 154		0 57 16 0 13 002	4 C 13
ADR CCT VAL	1 0 34 13 0 13 1 070	10 35 17 0 13 066	10 36 13 0 13 1 071					1 0 42 4 0 13 234			010 1 1	_	10 46 13 0 13 1 071	-		0 13	51 4 6 13			1 0 53 13 0 13 1 670	1 0 54 17 0 13 070	10 25 13 0 13 1 071	17 0 13 154		1 0 57 16 0 13 002	4 C 13

SEG 40	10020 10030 10040 10050 10050 10070	10090 10100 10110 10120 10130 10130 10130	10170 10180 10190 10200 10220 10230 10250 10250	10270 10280 10290 10300 10310 10320 10330 10340	10360 10370 10380 10390 10400 10410 10430	10450 10460 10470 10480 10490
		•				
					-	· .
		,				
COPPENT	BIT LEFT THROUGH ALL POSITIONS. H7P29 VAR1 H7P30 VAR2 =GC00000002 25		•			
C0P	L P0S					
	JGH AL				•	10
Ë	ТНКО! 00002	00000	42120	04140	20102	=0402010200 L15P1H SHL6 EVEN BITS H7P34 VAK1
VARIABLE	T LEFT THRU HTP29 VAR1 HTP30 VAR2 == CC000000002	=040000000 (1)	3 115P1H 115P1H 114 117P31 VAR3 VAR3 VAR3 117P32 VAR3 44P34 44	=0410204140 L15P1H L5 H7P32 H7P33 H7P33 H7P33 VAR2 =0010101012	=040404550C L15P1H IL6 H7P33 WAR1 WAR2 WAR2 =0004020102 6.	=0402010200 L15P1H H6 EVEN BIT H7P34 VAK1
>		7.	Š	₹	?	
OPC	SHIFT GLA STC GLA STU CLA SHL	SUB TNZ TNZ CHECK CLA STU CLA STO	SHL XOR TNZ CHECK CLA STO CLA STU CLA	XOM TNC CHECK CLA STO CLA STO CLA STO STO	XOK TNZ CHECK CLA STO CLA STU CLA	XDR TNZ CHECK CLA STO
LHS	L7P29		• L7P31	L7P32	L7P33	17834
VAL	2000	0000	2120	1012	0500	0200
OCT VAL	000000000	400000000	421042120	410204140	404040500	402010200
ADR	070 070 071 071 133	040 040 040 001 153 234 071 070	0004 203 234 072 070 071 204	200 234 200 234 200 200 300 200 200 200 200 200 200 200	207 234 074 070 075 071 210	234 234 075
0 S O						
Į.	00000	000000 00000	000 00000	0000000		
90	113	2 4 2 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	954 75767		100 4 4 4 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	2 7 5
רסכ	61 62 63 64 65	22 22 23 24 25 25 26 26 26 27 26 27 26 27 27 27 27 27 27 27 27 27 27 27 27 27	102 103 104 105 110 111	1113 1116 1117 1120	123 124 125 126 127 130 131	134
S	00000 0		000 00000			00 00
SI H	00000					F
						•

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 23)

00011	Н7Р40	H7P40		(Sheet	Self-Test Program (Sheet	103 -Test	o 13	ADAPT	1 0 21 PTC	° 7-13.
0.601		=0725252524 L15P1J	SUB TN2		72525254	102 216 234	0 13	9 ~ 4	1 0 210	000
09601		2	SER		11767676					
10940		VAR2 =052525254	STO CLA		525252524	164	- £1 0	2 2	1 0 206	00
10930		H7P40	CLA			103	-		-	0
01601		VAN .	STC	L / P 39		201	130			
00601	SHIFT RIGHT TWO OF ALL ODD BITS.	SHIFT RIGHT TWO	CHECK	•			:		-	•
06801		L15P1J	ZN1			234	0 13	4	0 1	0
10880		=0652525252	SUB		652525252	215	22	2	10 201	, O
10870		: -	X I'S			5	-	4	-	. •
10860		=0525252524	CLA		52525252	164	6 13	<u>.</u>	0 7	J
10850		VARZ	STC			120 1	100	::	• -	, 0
10830		L70 40	2 5			201	^ ~	2/2	-	
10820		H7P38	CLA	L7P38		101	61.0	17	0.173	٠,
10810	SHIFT RIGHT ONE OF ALL ODD BITS.	SHIFT RIGHT ONE	CHECK	•				•	•	٠.
0000		1 1 60 1 1	18.7			102	<u>.</u> .	91	1 0 171	υ c
06101		2	SHK			;		,		,
07707		*00000000=	ر د د د د		900000000	214	25			. 0
10760		1.7P38	ر د د د د			101	 			<i>-</i> C
05/01		VARI	510			020	- 61 0	G:	o (ں ،
10740		H7P37	CLA	17937		001	c 13		-	0
10,720	3	119 03000 00 0010011	SHIET	•		7 24	61		- -	2
•			;			101	<u> </u>	. <u>.</u>	1 0 162	0
01401		1	SHY			1				
06901		=000000000	4 J		200000000	133	:::		• •	0
10680		H7P37	CLA	٠		001		_ =	150 051	0 0
10670		VAGI	STC			020	61.0		o -	0
09901		H7P36	כר ע	L7P36		7.70	0.13		1 0 1	O
10640	. B.T.	OUT OF TOW DROFE BIT	SHIFT	•		103	-	,	- -	3
10630		=0525252400	SUB		525252400	213	13	~		0 (
U2901		n.	Juc			040	0 13		0 7.	0
01901		=052525240=	ע ז כר א		\$25252525	164	13	-	0 1	٠ ,
00961		VAR2	STO			1.00	£1 0	13	101	Ç
00501		H7P36	CL A			677	13	-	0	, 0
07.01		× 40 ×	4 T	11735		9 2	2 -			ه د
0901		SHL6 OCO HITS	CHECK	•		è	:		,	
10540		L15P1H	20°		003636363	234	130		77101	9 0
			į		0000000	040	2:	91	0.0 -	0
05401 05401		6	SHL		10,000,000	3				2
01501		VAR2 =02525252	STU		2525252	170 1	- 	2 2	0 1 0 1	00
10500	•	H /P35	CLA			920	113		E1 0 1	O
Sec ካር	CUMMENT	VARIABLE	OPC	LHS	OCT VAL	9 ADR	50 4	00 00	15 5 100	ĭ

SEC NC	11010 11020 11030 11040	11060 11080 11080 11100 11110 111120 111130 11130	11150 11160 11170 11180	11210 11220 11230 11240 11250 11260	11280 11290 11300 11300 11320 11330 11350 11350	11370 11380 11390 11400 11410 11420 11430 11440	11460 11470 11480 11490 11510 11510
	,						·
N.	٠	* S 1 1 8		·	å .		• \$0:
COMMENT		24, TWO OF ALL EVEN 52		E OF ALL BIT	O OF ALL BITS.	E OF ALL ZEROS.	TWO OF ALL ZEROS
VARIABLE	VAR1 H7P41 VAR2 =0252525252	=012525254 L15P1J SHIFT RIGHT TW H7P41 VAR1 VAR2 =0252525252	=005252552 L15P1J L7P42 L95P1	SHIFT RIGHT ONE OF ALL BITS H7P42 VAR1 H7P43	=U77777776 LISPLJ SHIFF RIGHT TWO HPP43 VAR1 =U7777776	=077777776 L15PlJ SHET RIGHT GNE H744 VAR1 H765 H765 L00000000000	LISPIJ SHIFT RIGHT FW H7P45 H7P46 VAR2 =0000CC0000
0 6 C	STC CLA STO CLA SHB	SUB TNL CHECK CLA STO CLA STO	SUB TNZ TRA LJ TRA•	CHECK CLA STO CLA STO SHR	SUB TNZ CHECK CLA STO CLA STO	SUB TNZ CLECK CLA STO STO STO STO SHR	×
LHS			4.15P1J		L7P43	17944	. (Shee
OCT VAL	252525252	125252524	052525252	91111111	911111111	0000000000	13 101 CHECK CLA CHECK CLA CHECK CLA CHECK CLA CLA CLA CLA CLA CLA CLA CLA CLA CLA
ADR	070 104 071 165	101 217 234 104 070 105 071	102 220 234 235 155	105 070 106 071 157	101 157 234 106 070 071	192 234 107 070 071 154	101 234 110 070 1111 071 154
0 S 9	13 1 13 1 13 1		2222				13 13 13 13 13 14 15 16 16 17
	0000		00000		-		-
: S	450		0				DA
s 10C	0 214 0 215 0 216 0 216	~~~~~~	0 230 0 231 0 232 0 233 0 234	2222	<i></i>		7 C A
18	0000		00000			4 ~ ~ ~ ~ ~ .	A
Ξ	3000		0000				-13.
							~
				•			Figure '

<u>.</u>	2	ا ا	à	Š	53	YOU Y	UCI VAL	£	1	VAKIABLE		מבור את
	•	•	•	•	-		٠	•	æ.			11530
90		222 0.	9 4	0	2 2	734				L1981J		11540
	-	·	•	c	-	=		4 7044)	EIT RIGHT THROUGH ALL POSITIONS.	- POSITIONS.	11550
. 0		274	::	0	2	070 1		2	STC	VARI		11570
J	-	7	-	ပ	13	112			CLA	1.7947		11580
٠,		~	٠.	0 (Ξ:	1 071			STC	VARZ		11590
,	-	`	-	.	2	561	00000000		SEA	=U400000c0		01911
J	-		-	ပ	13	140						
C		101 0	÷ :	Ç	<u>~</u> :	140						
. C				0	2 =	0 4 1						
, 0	. –		-	Ų	2	101						
ပ				0	13	157	411111111		sue	=077777776		11620
C	-			0	13	234				L1481J		11630
				c	=	113		1 7047	×,	SHK 3		11650
, 0	-	7		9 0	: =	210			STC	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7		11660
्	-	311	-	0	2	£ = 1			CL &	H7948		11670
ت	-	31		ပ	13	1 071			STO	VARZ		11680
J	-	31		0	13	122	210421042		CLA	=0210421042		11690
•									SEX	F		00/11
Φ •		314	9 :	0	- :	501			,			11710
<i>-</i> د	-	7 -	2	ې د	2 :	777	021042104		X N	=0021042104 11501H		11720
,	•	5	•		2	£ 2 4			×	C 1 27 17		11730
0	_	31	_	0	2	113		L7P48		17748		1.1740
O	-	32	_	ن	13	010 1			STO	VAKI		11750
		126 0	17	0	-	* *			נר ע	H7P49		11760
<i>-</i>		32		0	=	1 071			STC	VARZ		04/11
ی	_	32	-	0	<u>~</u> .	223	214102040		כר א כר א	=02141C204C		06/11
0	-	5	4	C	~	911			E C	r		
Ö		0 325	2 5	0	<u> </u>	224	010604102		¥0×	=0010604102		11800
0	· -	32	*	0	2	234			INZ	LISPIH		11810
							•	•	CHECK	SHRS		02811
0	-	•	_		13	114		L7P49	CL A	H7P49		05811
0 (-	~	-	0	13	020 1			STC	VARI		05811
0 0	3 2	331	~ -		<u> </u>	517			610 610	H 7050		11860
0	-	٦,		o c	2 =	226	202020200		₽	=020202020		11870
	•	•	•			j			SEX	5		11880
0 0	-	334	91	ပ	1	120			5	70707070		06811
•		٠ ٣	-	9 (2 :	977	*0*0*0*00		¥ .			11900
د	-	~		0	2	467		•	CHECK	LISPIH		11910
0	-		1.7	C	~	-15		1.7950	נר א נר א	H7P50		11920
0	0	340	13	0	2	0.00			STO	VARI		11930
0	-	34	11	0	13	116			CLA CLA	H7P51		05611
<u> </u>	_	34	13	0	2	1 071			STO	VAR2		05611
0	-	7,	11	0	13	122	201004220		CLA	±0201004220		11970
c	-	7	-	c	-				XH.	•	•	•
0		: :	<u> </u>	9 0	2 =	230	002010042		×	=0002010042		08611
	-		*	0	13	234	70070700		IN2	Н19511		11990
7 19	Ļ	ζ	1	E	2	E	ŕ	5	6			
	7	ر	ADAP	-	Ŋ	n-res	Sell-Lest Program (Sneet 26)	(Shee	(07.1			

SEG N	120 120 120 120 120 120 120 120 120	120 120 121 121 121 121 121 121 121 121	1216	221 221 221 221 221 221 221 223 221 223 221 223 223	123 123 123 124 124 124 124 124
COMPENT					
VARIABLE	SHK6 EVEN BITS H7P51 VARI H7P52 VAR2 =025252526	S.	33	VAK2 =0000000000 1,07 KMA 0,10 L15PIT 1 1 KMb KMb KMb C15PIT C15PIT	
THS CPC	CPECK L7P51 CLA STO CLA STC CLA STC SHA	SUE TYPS CHECK L7PS2 CLA STU CLA STU CLA SHR	SUB 78A 78A 78A 78C 6HECK 98C 17P53 CLA 5TC	STC CCS CCS CLA COS TMI TAI TRA CLA TMA TMA	TWI TWI TWI TWI TRA
OCT VAL	25252525	002525252	175252524	0109110611	
OP DP 05 9 ADR	17 0 13 116 13 C 13 1 070 17 0 13 117 13 0 13 1 C71 1 0 13 165	16 0 13 140 2 0 13 231 4 0 14 234 17 0 13 117 13 0 13 1 070 17 0 13 1 070 18 0 13 1 071 18 0 13 1 071	0000 0000	13 0 13 1 071 17 1 7 227 17 1 7 375 16 0 10 210 14 0 10 1 015 17 0 10 374 17 0 10 374 17 0 10 374 18 0 10 105 19 0 10 105 10 0 10 105 10 0 10 105	16 0 10 002 16 0 10 1 024 16 0 10 1 015 16 0 10 001 16 0 13 213 16 0 13 234 4 0 13 234 4 0 13 234 6 0 13 234 6 0 13 234 6 0 13 234 6 0 13 234
14 15 5 100	0 1,0 347 0 1 0 350 0 1 0 351 0 1 0 351 0 1 0 353	0 1 0 354 0 1 0 355 0 1 0 356 0 1 0 357 0 1 0 361 0 1 0 362 0 1 0 363	0 1 0 364 0 1 0 365 0 1 0 367 0 1 1 2 0 1 1 3	0 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 1 1 2 2 2 3 3 3 4 4 5 1 1 1 1 1 2 2 5 2 3 3 4 4 5 1 1 1 1 1 1 2 2 5 2 3 3 4 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 27)

SECNO	12590 12510 12520 12530 12550 12550 12550 12550	12600 12630 12630 12650 12650 12660 12690 12690	12720 12740 12750 12750 12770 12770	12810 12830 12830 12840 12850 12860 12860 12890 12900 12910 12910	12970 12970 12970 13000 13010 13010 13050 13050 13050
COMMENT				775 ON ACCUMULATOR	ON ACCUPULATOR
VARÍABLE	L7P54 L7P54 13.17.13. 73. 775 H7P54 H7P54B L7P55	776 HBP1A L95P1A H7P55B H95P1 1,17-1,352,1,17,77 77 H7P55 VAR1	VAK2 777 H95P1A L95P1A L15P1M H8P1A	L95P1 -1.1.*0013, AFFECT OF PRS 775 ON ACCUMULATOR HRP1 VAR1 HRP2 VAR1 HRP2 -0123456702 -0123456702 L15P1N =0123456702 L15P1N HRP2 VAR1	VARS = 0765432106 174 = 0765432106 = 15P IN AFFECT OF PRS MEMORY ON ACCUPULATOR HBP3 VAR1 HBP4 VAR2 = 077777776
000	CHECK TRA. URG STO CLA STC CLA HPC	CCLA XON TNZ HUDP HOP CCLA CCLA	STC CLA XOR HPC TNZ HOP	TRA- ORG- CLECK CLA CLA STO CLA TNZ CLECK CLA CLECK CL	CLA CLA CLA CLA CLA CLA CLA CLA
· LHS	L7P54 H7P558 L7P54A	L7P548 L95P1A L7P55	L7P55A H95P1A H7P55	. 18P1	
OCT VAL	130007430		130014030	160000560	765432106
ADR	233 140 376 121 122 140	376 025 030 140 026 100 377 101 070	071 377 100 100 363 025	000 141 123 124 234 334 334 136 126 127	135 136 136 125 070 071 157
P 80		13 1 13 1 13 1 13 1 1 1 1 1 1 1 1 1 1 1			
O NO	0000000		~ ~~~~~	-0 0000000 0000	
ð	00 113 113 113	79 400 E11 E1	13 40	00 75757157 7575	12 - 12 - 12 - 12 - 12 - 12 - 12 - 12 -
8	337 117 117 220 22 23		356 357 360 361	W0 0 0 1 1 4 4 4 4 4 0 0 0 0 1 1 1 1 1 1	652 26 27 27 27 27 27 27 27 27 27 27 27 27 27
s	-00000 0	00 000			•
15	⊸ "എ™നനന ന			-	*****
5	000000	00,000=====	,		

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 28)

SEQ NO	13080	13130	13150	13170 13180 13190	13200	13240	13260	13290	13310	13330	13350	13370	06661	13410	13420	13440	13460	13480	13490	13510	13530	13550	13570	13580	13600	13620	0 9 6 1
CUMMENT	SIZA TIME SOLVE OF SOLVE			•								STITE OF TRACES OF THE STITE OF	TOR TRUCKS CONTRIBUTELLY			SET AND RESET ALL DO S			DELAY				,		·		
VARIABLE	3	5	VAR2 #07777776 120	=077777776 L15P1N AS ABOVE FOR CIU 124	1 4 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	VAKI =077777776 124	=077777776 L15P1N	AS ABOVE FOR CIO 130 HBP6 VARI	1467 1467	VAK2 =077777776	130 =077777776	LISPIN	6481 6481	1869	LCR5 L8P9	K77	ZERO	210 H9P3	H9P I L 20P 2A	L95P1	440000000	, 1, 375	,2,375	410000000	404000000	40200000	, 5, 375
OPC	PRS XOK TNZ	CLA STU CLA	510 CLA	بـ	STO CLA	0 C C	~ ~ !	STO STO	CLA FPC	STO CLA	250	7 N.Z		1 H I	15 15 15 15 15 15 15 15 15 15 15 15 15 1	CLA	CLA	2 G G	TRA.		900 001	900	900	100	200	000	900
LHS		1864		•	L8P5			1886	1464							1.898			1889	LISPIN	KHR			N N	A O	KME	(פוריי
OCT VAL			111111116	11111116		1111111116	9111111111		140057610	377777776	111111116				-				120000270	160000560	440000000	42000000		410000000	404000000	402000000	ļ
ADR	125 125 136	126 070 127	157 157 120	157	127	157	136	130	131	151	130	136	134	134	090	033	020	023	141	126	375 375	375	375	375	375	375	
)S 9	222	13 1	_ 	22	222	- 	13 1	25	22	<u> </u>	22	2:	22:	22	25		2	22	E E	- 	00		· 'N	~ ~	, m 4	•	ر کا
5	000	000	000	00	000	000	00	00	00	00	00	0	000	0	00	0 0	0	00	00	00	00	00	0	00	00	0	L_
9	127	17 13 17	5	1.5	121	225	, 5 <u>.</u>	11		13	2 2	•	: ::	: :	2 2	~	1	v 0	° 8	28							, ,
J	v 0 r	0 - 2	w 4 n	• ~	8 6 8	m + u		0	~	m 4	w •	~ 0	.	y m	4 10	9 6		- 2	m er	v o	•	•	36	36	0	,	٠ ۲
100	•••							==	=	==	==	=:	22:	12	21	2	=	22	===	22	13	13	_	_	-	:	2 (
s sı									-												-	7	_	_			. E
Ξ	000	000	000	00	000	0,0	000	00	•	00	00	0		0	00	00	00	00	00	0 0	0	•	0	0	0	•	٠,

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 29)

COMMENT																							
VARIABLE	401000000	.6,375	400400000	.1.375	400001000	.10.375	>000000000	,11,375	400200000	,12,375	400100000	, 13, 375	400040000	,14,375	400020000	,15,375	400010000	, 16, 375 .	400004000	,17,375	400002000	1,07,375	20000000
OPC	100	200	00.1	900	100	900	100	900	00.1	900	CCT	900	100	900	100	900	100	500	100	900	100	900	T DEI
CHS	KMF		¥		KMQ		X PB		Ä		T H Y		X X		KH		E E		Z X		K MO		A T X
OCT VAL	401000000		400400000		400001000		2000000000		40020000		000001004		400040000		40002000		000010005		400004000		\$00000000		200000000
ADR	375				375	375	375	375	375	375	375	375	375	375	375	375	375	375	375	375	375	375	375
0 9	5	9	9	~	~	01	10	-	1	71	12	13	13	14	1.	15	5 1	91	91	17	17		~
CP DM DS 9	ပ	٥	0	Ö	0	U	0	0	0		0	ပ	0	0	0	0	0	0	S	0	9	-	-
15 5 100		130		136		136		136		136		136		136		136		130		1 36		1 1 136	
S S	•	7		-		~		_	٠	_		_		_		7		-		7		_	
_				_		_		_		_		_		_		_				_			

	A FE NO	13880	13890	13900	13910	13920	13930	13940	13950	13960	13970	13980	13990	14000	00047	0101	07041	14030	14040	04041	09041	14010	14080	14090	14100	14110	14120	14130	14140	14150	14160	14170	14180	06141	14200	14210	14220	14230	14740	14250	14260	14270	14280	14290	14300	14310	14320	14330	04641	06641	02671	14380	14390	14400	14410	14420	14430	14440
140440																									٠																																	
																																																								•		
2 10 6 7 0 6 7	VARIADLE	0.14.	1982	1 9 P 4	1985	1.9P6	1997	1998	6 6 6 7	L9P10	1.991	1 99 12	1 9413	1 90 14	5100	1001	01.46	11.67	81467	19719	19720	12467	1.9922	19923	L9P24	19925	, 14, 31	19826	19927	1.9928	19929	1 99 30	16467	1 99 32	1993	1.9934	1.9935	1 90 36	1 9037	1 99 38	19939	19840	19461	75d67	L 9P43	1.9944	19945	1.9946	18467	1,000	1 20 4 2	1 9051	19952	19953	L9P54	19955	1926	19851
0	, 5	900	HPC	HPC	HPC	FPC	HPC	F P C	HPC	HPC	HPC	HPC	Į.	LAH	, ,	, ,	ر د د	٠ ا	ر غ غ	٠ د د) H	٠ 1	HPC	TPC	T D C	H	900	HPC	HPC	FPC	HPC	H C	J A I	HPC	E C	E E	F	Q.	H	E C	H D	HPC	HPC	FP.C	HPC	J A	E E	O C	J .	ر د د	ر د ع	, L	E C	H C	HPC	HPC	HPC	HP C
3	Š		H9P2	49P4	H9P5	946H	H9P7	H9P8	6d6H	01d6H	11d6H	H9912	H9P13	71 dbH	1001	71000	01.60	11454	9746H	61464	0746H	12464	H9P22	H9P23	H9P24	H9P25		H9P26	H9P27	H9P28	H9P29	H9P30	H9P31	H9P32	H9P33	H9P34	H9935	H9P36	H9P37	H9P38	H9P39	H9P40	H9P41	H9P42	H9P43	75d6H	H9P45	95d6H	446		1001	H9P51	H9P52	H9P53	H9P54	H9P55	H9P56	H9P57
3			140062210	140001020	140002020	140005020	140007420	140012420	140015420	140021020	140024420	140030020	140033020	140036020	140041420	140045020	1400400	024060041	070460041	024/0001	0206 900 41	074990041	140012020	140075420	140101020	140104420		140110020	140113420	140117020	140122420	140126020	140131420	140135020	140140420	140144020	140147420	140153020	140156420	140162020	140165420	140001220	140004620	140010220	140013620	140017220	140022620	140026220	140031020	14003250	140044220	140047620	140053220	140056620	140062220	140065620	140071220	029510051
9		0	0	_	7	m	*	S	•	~	01	Ξ	12	=	: :	<u>.</u>	2 2	9 !	1 6	,	17	77	53	54	25	56	31	31	32	33	34	35	36	37	0,	41	45	43	7.7	45	46	47	20	21	52	£ :	* :	6,4	2 7	. 0	3 5	62	63	49	9	99	64	2
٥	^	*	*	<u>*</u>	*	*	4	<u>*</u>	<u>*</u>	*	*	3	3	. •	. 4	_ <	2 3	<u>.</u>	* :	<u>.</u>	•	•	3	*	*	*	4	*	•	4	*	*	4	*	*	•	*	4	4	3	4	4	4	*	4	.	* :	* 4	<u>.</u>	. 4	. 4	•	*	*	4	4	٠,	*
		0	0	0	0	0	0	0	0	0	0	0	0	ي و	۰ د		> 0	o	5 6	 o c	5 (- ·	0	0	0	o,	0	Ö	0	0	0	ပ	0	0	0	0	0	0	ပ	0	0	0	0	0	0	0		0 0			, c	0	0	O	0	0	- ·	- >
6	5																																																									
	3	136																									136																															
	n	_																									_																															
	?	-																									-																															
:	Ξ.	0																									0																															

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 31)

SEC NO	14450 14460 14470	14490	14510	14520	14540	14550	14540	14580	14590	14610	14620	14640	14650	14660	14680	14690	14700	14710	02751	05/51	14750	14760	14770	14790	14800	14810	14830	14440	14850	14860	14880	14890	00651	01651	14930	14940	14950	14970	14980	06691	01051	,
3 ,													•											SURRUUTINE TO RESET ALL INT LATCHES																		
																								ALL INT												•						
										;	. TE												S	RESET																		
											* 01 SCR	BE ON											KST INT LATCHES	INE TO														101 T TON				
CUMMENT											INDITS INTERRIBLE	H SWITCH NR I MUST											INI ISX	SURKUUT														FOR ZEAD CONDITION				
3											A TOR IN	I I CH NR																													v	
u.											ACCUPUL TR INP								7111																			REGISTE	14,		10 CODE	
VARÍABLE	19858 19860 19861	1.9963	19864	19965	13467	1.9968	99.50	11.067	L9P72	ROUTINE THREE	CISCAFTE		LCR3	1 2001	1757	L 20P 1	7E	H9P2	=017777777	000	2ER0	VARS	1994	176	010	014	024	030	034	0.50	0\$0	950	090	010	074	001	104	INTERKUPT REGISTER	.2.,2.,14,	154	BEGIN TEST OF CIO CODES	
090	HPC HPC HPC	0 d d	HPC.	T L			H H	H C	T D C	DUTINE.	DEST CIU	25	V				LIALI	CLA								213			212			، ن	0:				212	_		CIC	GIN TE	32)
	H9P58 H9P59 H9P60 H9P61			H9965 H			H 0200H		Н 2146Н	¥ i	- =	Œ			=	L20P1A T			n C	ں ز	Ū	S			, ن	ں ر	ں ر	ں	ں ر	ں ر	ں (ان	55	ن ز	ن ا	۰	נט	=			8	Sheet
LHS								_		•	• •	•	1961				•	L9P2						1993														•		19P4	•	am (
OCT VAL	140100220 140103620 140107220 140112620	140116220	140125220	140130620	140137620	140143220	140146620	140155620	140161220						130007000	150030260			41111111				140001020													٠						Self-Test Program (Sheet 32)
ADR	1222	2 2	11	85	102	103	501	901	101				950	144	027	110		000	3 =	000	070	920	112	376	010	1 000	024	030	034	440	020	054	0 4 6 0	020	074	001	376		011	154 356	;	lf-Tes
05 9	2222	<u> </u>	-	<u> </u>	<u> </u>	± :	<u> </u>	7	*				<u>.</u>	<u> </u>	: :	14		<u> </u>		<u> </u>	<u>+</u>	<u>*</u>	: :	7	* :	= =		1,	<u>*</u> :	. 4	*	± :	<u> </u>	: ±	14	<u>.</u>	2 2		<u>*</u> :	- <u>*</u>		_
0P UP	0000			0.0	•	0	5 C		0				0 2:	•	. 0			21	17	. ~	2 1	<u> </u>		13 0	ر د د	v 10		5	v 4	ייי	2	ر د د	, r		2	.	- 0		0	v 4)	AP.
707													25) -	142	43		. .	, 9	14	20	<u>.</u>	: Z	54	22	0 Z	9	19	29	40	9	99	0 02	: =	72	5.2	22		7 ^	, w		PTC ADAPT
1881													7 -	- - -			٠	 		-		 	-	7 7	 		_		 	: -		- ·		-	_ :	 	: -	(0		PT
Ξ													0		0	0	•	00		0	0	0 0		0	0 0	0	0	0	o c	0	0 (= c	. 0	0	0 0	-	0					7-13.
																																										Figure 7-13.
																																							v	-7	7-2	281

SEQ NO	15020 15030 15030 15040 15040 15040 15040 15040 15140 15130 15130 15130 15140 15130 15130	1520 1520 1520 1520 1520 1520 1520 1520	15300 15310 15320 15330 15340 15350 15360 15380 15380	15400 15410 15430 15430 15440 15450 15480	15500 15510 15520 15530 15540 15550 15550 15570
COMMENT	READ INT REG R	SET 13 4ST 13 SET 11	KST 11 SET 14 RST 14	SET 12 RST 12	SET 15 RST 15
VARIABLE	H9P5 VAR4 000 154 156 H9P6 VAR4 003 L15P1P H9P7 VAR4 L15P1P H9P7 VAR4 L15P1P H9P8 U15P1P	CO1 154 =01C0C0C000 L15PlP C20 H9P9 VAR4 002	=0400CCCCCC L15PlP 010 H9Pl0 VAR4 005 154 =00400000000	H9P11 VAR4 006 154 =020000CC0C L15P1P 014 H9P17	154 L15P1P L15P1P VAR4 011 154 =0020000000 L15P1P
OPC	2016 2016 2016 2016 2016 2016 2016 2016	C C C C C C C C C C C C C C C C C C C	212 212 212 213 214 215 215 215 215 215 215 215 215 215 215	2010 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	CCC CCC CCC CCC TNZ CCC CCC
t HS	Rd67	6467	11467	19912	19913 19914 19914
OCT VAL	911111111	100000000	0000000000	200000000	1 154 CIO 1 1 356 CIO 1 1 356 CIO 1 073 CIO 1 154 CIO 1 154 CIO 1 154 CIO 1 1 356 CIO 1 1 356 CIO 1 1 356 CIO 1 1 356 CIO 1 1 356 CIO 1 1 356 CIO 1 1 356 CIO 1 1 356 CIO 2 1 1 356 CIO 2 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
UP DM DS 9 ADR	17 0 14 C02 13 0 14 1013 5 0 14 1016 17 0 14 1016 17 0 14 1056 17 0 14 1073 5 0 14 1073 5 0 14 1073 18 0 14 1073 19 0 14 1073 10 0 14 1073 10 0 14 1073 10 0 14 1073 10 0 14 1073	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	15 0 14 221 5 0 14 1 356 17 0 14 1 073 18 0 14 1 073 5 0 14 1 55 18 0 14 1 55 18 0 14 1 55 18 0 14 1 55	4444444444	7
1H 1S S LOC		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0000000000	20000000000000000000000000000000000000

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 33)

SEG NO	15590	15600	15620	15630	15640	05951	15670	15680	15690	15700	15710	02721	15740	15750	15760	07161	15790	15800	15810	15820	15830	15840	06861	15870	15880	15890	15900	15910	15930	15940	15950	15960	0/467	15990	16000	16010	02091	16040	16050	16060	16070	00041	16100	01191	16120	06191	05141	. ,
٠																						٠			٠																							
COMMENT		SF 13				KS1 13		SET 16			**	K 21 10		SET 14			85T 14			SET 17			130	- 108		SET 15			11.00	7 T		SET 18			RST 18			2C - 10			RST 16		61 13				RST 19	ž.
VARÍABLE	H9P14	VAK 4	154	=0100000000	C 15P1P	020	7484	510	154	0000000000	Lispip	460 H881	VAR4	910	154	=00400000	024	11d6H	VAR4	120	154	=000400000	LISPIP	100 H	486	022	154	±005000000	6157	.050 H301	VARA	920	154	=0000000000000000000000000000000000000	440	H9P20	VAR4	026	-0010000000	115919	980	12 46H	VAR4	. 160	-000100000	LISPIP	050	27.A6H
040	CLA		013	XOR	ZN.		ב ב ב	3 3	010	XOX	TN2	3	STG	010	25	X CX	72.5	CLA CLA	STO	010	010	X OX		3	710	213	010	XOX :	7 N Z	3 5	STO	013	. CIO	XOX 1	7 O	C.	STO	010		TNZ	2	CLA	ST0		2 ×	TNZ	010	, CLA
LHS						19715						19916					71001													L9719					19920						19921						L9P22	ξ
OCT VAL				100000000						010000000						040000000				٠		004000000						020000000						002000000					000000000						000000100			ŗ
OP OM DS 9 ADR	17 0 14 013	13 0 14 1 073	5 0 14 154	15 0 14 167	4 0 14 1 356	5 0 14 020	17 0 14 014	5 0 14 015	0.14	*1 0	1 1 0	5 0 14 034	13 0 14 1 073	¥1 0·	91 0	<u>.</u>	926 1. 41 0 4	**	0 14 1	5 0 14 021	1 0	1	1 1 0	24 0 14 040	1	*	5 0.14 154	15 0 14 224	1 1 0	5 0 14 030	4	*1 0	+1 0 .	* · · · · · · · · · · · · · · · · · · ·	5 0 14 0 54	0 14	0 14 1	†1 0	5 0 14 154	4 0.14 1.356	5 0 14 034	17 0 14, 022	13 0 14 1 073	2 0 14 031	15 0 14 154	4 0 14 1 356	5 0 14 050	17 0 14 023
1M 1S S LOC	2 0	0 0	, o	7	2 0	0 0	O 0	, c	7	2 0	2 0	7) C	0	2, 0	0	0 0) (0	7	5.0	7 0	0 7	D (, v	0 0	2	2 0	7	0 7	9 0	7	2 0	, 0,0) (7	7	0.º	00	0	0.7	o 7	20) C	191 0 7 0	0	0 7	0 . 7

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 34)

SEQ NC	16160 16170 16180	16190 16200 16210	16220	16240	16260	16280	16.290 16.300	16310	16330	16340	16360	16370	16390	16400	16420	16430	05491	16460	16470	06491	16500	16510	16530	09591	16560	16570	16580	00991	16610	16630	16640	09991	16670	06991	16700	16710	•
													•																								
	•																																			,	
																																			•		
													•																								
				0		6							_		_	1					•				~		•					•					
ENT	SET 17	1 17		SET 110		RST 110		SET 18		DCT TO	•	:	Se		RST [11]	,	-	<u>-</u>		-		:)E 117		RST 112		1 10			RST 110	•	1113			T 13	•	·
COMMENT	3	RST		3		RS		SE		•	•	ì	ž		2		1 20	×		120	è	į	Ä		×		56			S.		25			RST		
																																		,			
									0					0															o .				1	•			
LE		000			0000				0000	_				0000					0000	_				0000	_				000					90			
VÄRIABLE	VAR4 032 154	=0004000000 L	H9P23 VAR4	035	#0000400000	954	H9P24 VAR4	036	-0002000000	L 15P1P	H9P25	VARA	1241	*0000200000	1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	H9P 26	***	750	-0000100000	414611	H9P27	AR4	٠ ١	00000100000	1 1 5 P 1 P 0 6 4	H9928	VAR4 046	154	-0000400000	950	M9P29	150	154	*0000040000	010	H9630	}
>	>0=	758	ĭ>	ö ~	72	Ö	źŞ	8	- ¥ .	ة ت	ž	> 7	3 =	¥.	3 à	Ĭ	>	5 ¥	Υ.	ة ت	ž	3 €	3 =	7	<u>.</u> 6	Ť	>ò	=	¥ _	ö	¥	8	=	7 .	0	¥š	;
OPC	010	X0R TNZ C10	CLA STO	99	XOX TN2	013	STO	010	2 × 5	7N1	٦. د د	STO		X .	7 10	7	25	22	XOR	711	55	510	25	X OX	745 C [0	7	5 1 0	010	ž ž	: 2	45	200	2	X 0 X	: 0	619	·
Ü	WOO.						.		-			U , (-	-			,,,	-				•	_	•			. , .		~ -	·	٠.	<i>.</i> •		~ -		-	,
LHS		19823				L9P24									19826					10001					1 9028					19829					19730		
ی		8			0				0					00					0					8					8					8			
OCT VAL		004000000	,		000040000				002000000					00000000					00100000					000001000					00004000					00004000			
		Š	÷		8				005					00					8					8					ğ	•				ĕ			
ADR	073	226 356 040	024	035	231	024	025	036	227	356	950	073	1 2 5	232	356	931	073	1542	230	200	035	613	<u> </u>	233	326	033	673	ž	231	9	*	250	181	234	25	035	N
•					_	•	_			-		-			-		_			.		-			 		 		-			•		-	i La	•	•
0.0	227	222	22	77	2:		<u> </u>	Ξ:	11	<u> </u>	2 2	2	<u> </u>	12		Ξ.	: :	<u> </u>	=	<u> </u>	3 3	=		=		-		-	23	=	2:		=	<u> </u>		33	-
9 8	w w w																						•						,				٠.				
8	-	~			-	•			-		_	-		-			_		-		_	_		-		~	_		-	•		•			٠		-
100	166 167 170	171	174	176	200	202	203	205	207	210	212	213		912	217	221	222	224	522	226	230	231	767	2	235	237	2 %	242	243	24.5	246	250	251	252	23.5	255	2
S	000	000	00	00	00	0	00	0	0	0	9	0	0 0	0	0 0	0	0	0 0	0	0 0	90	0	9 0	0	00	0	00	0	00	0	0	•	0	0	•	90	>
S 1 1	777																																				
Ī	000	300	, , ,	00	, 0 0	. 0	J 0		0	9 (9	0 (. c		9 0		9	9 0	0	ی د	. 0	9 (. .		. .	3	- 0	0	90	. 0	9 9	. 0	•	- 0	0	o c	

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 35)

SEC NO	16730	16740	16750	16760	16770	08/91	16800	16810	16820	16830	05891	16850	16870	16880	16890	00691	16920	16930	16940	16950	16960	04691	16990	17000	17010	07071	17040	17050	17060	17040	17090	00121	17110	17130	17140	17150	17170	17180	17190	17200	17270	17230	11240	17250	17260	17280	06741.	
•					-		-																						•												**							
COMMENT	SET 11		٠		RST 11		71 135	71 - 30			45T 14		SET 12			21 12 H			SET 15			21 12	1		SET 13			RST 13		0 133			0 130			SET 14			RST 14		01 10	24 - 35			RST 1C		SET 15	
VARIABLE	052	154	=000020000	LISPIP	090	1Ed6H	1 X X X		=0000050000	LISPIP	074	H97.32	056	154	=00000100000	115919	1001	VAR4	190	154	2000100000	100	H9P 34	VAR4	062	154	115919	010	H9P35	VAR 4	154	0000001000=	L15P1P	H9P36	VAR4	990	*000020000	115919	074	H9P37	VAR4	: 451	=0000040000=	L15P1P	054	14758 VAR4	072	
OPC	C1 0	010	XOX			CLA		35	XOR			CLA CTA	010	010	XOX	TNZ		STC	010	010	X OX	•		STO	010	010	INZ	-	CLA	015	33	XOR		0 T	STO	010	XOR			CLA			XOR			V CLA	010	
LHS					L9931						19932		t									7000			; ,			19935					7000	C34.30					19937						L9P38			,
OCT VAL			00020000		•				000020000						00001000						000010000					0000	000040000					001000000					000020000						00004000					
00 0H 0S 9 ADR	5 0 14 052		*	1 +1 0	*1 0	17 0 14 036	0 14 1	5 0 14 055	•	1 11 0	\$1 0	17 0 14 037		1 0	*1 0	4 0 14 1 356	<u> </u>	**	†1 0	0 14	1	1 1 0	201 41 0 61	0 14 1	1	5 0 14 154	1	• • • • • • • • • • • • • • • • • • • •	*1 0	13 0 14 1 073	<u>:</u> :	10	4 0 14 1 356		1 11 0	.	15 0 14 235	0 14 1	†1 0	1	12 0 14 1 073	7	11 0	1 11 0	5 0 14 054	13 0 14 045	, 1 2 1	
IN IS S LOC	•) C	, c		0.0	7	7	7 0) C	0	7	~	0 C	9 0	2 0	2.2 0.0) C	. C	2.5	2	7	0 (7 () C	0 0	7	0 0	۰ د ۱۰۰	0	2 0	0 °)))	0	0 0	9 0	2 0	0 0	0	2 0	0 °	O 0) (0	7	2 0	2 0 344	9 0	0 2	-

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 36)

SEG NC	17300	016/1	17330	17340	17350	17360	17370	17380	17390	17400	17410	17420	17430	17440	17450	17460	17470	17460	17490	17500	17510	17520	17530	17540	17550	17560	17570	17580	17590	17600	17610	17620	17630	17640	17650	17660	17670	17680	17690	17700	17710	17720	17730	17740	17750	17760	17770	17760	17790	17800	17610	17620	06871	17840	05941			
-					-		,																																																			
COMMENT			RST 15			SET 1						RST 1			SET 11				RST 11			SET 2				RST 2			SET 13							SET 3	•			RST 3			SET 1				RST 1			SET 4				RST 4				
8 00			œ			S	,					œ			S				~			V 1				•			v							•	,			•			~				~			~				•				
VARIABLE	154	*000010000	100	H9P39	VAR4	075	154	-0400000000	L15P1P	L9P40	.2.1.214.	010	H9940	VAR4	910	154	=000020000	115616	090	1966	VAR4	101	757	-0500000000	L 150 1P	014	H9P42	VAR4	102	154	-000040000	115010	070	H9P43	VARA	501	151	=010000000	4.159.19	020	H9944	VAR	901	154	=0400000000	. 119811	010	H9P45	VAR4	===	154	*0040000000	418617	024	9 de 1	VAX.		
OPC	010	X OX	7 0	. T	STO	010	013	XOX	ZN1	TRA	ORG	010	4	STO	010	010	XOX	THZ	010	CLA	STO	010	010	XOX	TNZ	C10	CLA	STO	010	010	XOX	THZ	010	7	STO		200		TMZ	C 10	CLA	STO	010	010	XOX	TN2	010	CLA	STO	010	010	KOX :	TM2	2	₹	2	37)	`. .
. SH7			06 90									1.9840	!						L9P41							1.9942							19843							1.9964							19845							19746			(Sheet	
OCT VAL		000010000	٠					400000000									00002000							20000000							000040000							10000000							400000004							040000000					Self-Test Program (Sheet 37)	0
9 ADR	151	536	356	9 6	1 073	075	154	221	1 356	1 002	111	0.0	240	1 073	940	154	232	356	000	020	1 073	5	154	223	1 356	10	150	1 073	102	154	*	1 356	040	052	1 073	501	12.	141	356	050	053	1 073	3	1	221	1 356	9	ş	1 073	=	124	222	956	926	666	2	-Test	
So	±	= :	: :	: :	1	1	=	1	1	1	*	1	1	=	=	*	. 1 0	1	1	=	:	*	*	<u> </u>	1	-	*	1	=	1	1	1	1	=	1	=	1	_	2	1	1	14	==	=	<u>±</u>	±	=	*	±	±	:	: :	=	:	1:		Self	
¥0	s	<u>.</u>	•		. 6			2	•	0		, w	2				15		5	2	2	'n		2	•	5	7	13	5		15	*			13			2			~	13	'n	s	5	•	8	2	<u> </u>	.	n i	<u>,</u>	•	0 i	D 0	•	PT	
2	. 0	=	352	2 1		2	-	9	-	2		. ^		٠.		•	~	0	=	~	2	<u>*</u>	2	•	<u>-</u>	2	=	22	2	*	2	9	_	2	=	2		1	<u>.</u>	9	-	9	=	~	2	•	ž	•	<u> </u>	9:	₹!	~ N :		•		-	ADAP	
S			0													-		_	_	_	-	_	_	_	_		_	_	-	-	-	-	_	_	-			_	-	-	_	_	~	- -	~	_	_	_	~	·	er 1		•			•	TC	
S1 E1	0	0	0	9 1	• ^ • C	•	, ,			0	, ,	•	,	, v	, ,	7	0	~	0	0	~ 0	~ 0	~ 0	~ 0	~	~	~ 0	~	0	0	0		~	0	0	0	0	0	0	0	~ 0	~ 0	~	~	~	~	0	~ ·	~ !	> c	7 (, ,	, .	,	۰ م د د	,	д	
																																									•								;								-13.	
																																																									Figure 7	
																								•																																		

CHS

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 39)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 40)

SEG	~	6	-	5	-	~	5	5	5	5	6	=	=	5	5	=	-	=	2	2	-	-	-	=	2	2	: =	: =	-		5
S																						•						.,			
			-									XE S																			
												TEST SPARES																			
ENT		~			1 2				7			ST																			
COMMENT		RST			SF.				RST			느																			
ວັ																															
																					•										
							8																						•		
8L E	•						8	_									٩		٠						r						
AR I ABLE	415010	0	27	4	٠	÷	200	501	4	210	4	Š	-	Š	_	Š	501	•	501	9	~	Ē		R 2	4	R	2	4	6	ů.	26
>	7	5	Ĩ	>	7	~	Ç	=	5	Ĭ	3	-12	9	2	-	-	٦	~	=	3	2	Ξ	11	>	>	5	37	>	Ī	=	Ĭ.
			٠																	_											
000	21	010	۲,	2	2	2	ð	2	2	۲,	10	9:	2	2	2:	2	ž	2	ž	R	10	2		10	۲,	10	۲,	10	ğ	Y T	ĝ
_			Ĭ	•	Ŭ	~	^	_		_	•	Ĭ	Ĭ	_	Ĭ	Ĭ	_	Ī	_					•	Ū	•	Ū	•	_	Ŭ	•
LHS		19971							~												٩	⋖									
7									5												2	6									
		ر.							19972												517	LPPA									
_		د.					8		5												712	4				٠					
VAL							00000		5												613	3							•		,
OCT VAL		۔.					00000000		5			-									517	9							•		
		۔.					200000000		5											140014430	617	LPP									
961	156	. —	901	73	216		••			201	173		191	591	121	521	156	† 51	926	140014430				140	373	. 010	750	173	123	376	950
ADR OCT	1 356	010	106	1 073	216		••			101	1 073	155	191	165	171	175	1 356	154	1 356	140014430				1 071	1 073	010 1	1 020	1 073	1 023	1 076	1 026
DS 9 ADR OCT	14 1 356	. —	14 106	14 1 073	14 216		••			14 107	14 1 073	14 155	14 161	14 165	14 171	14 175	14 1 356	14 154	14 1 356	140014430				14 1 071	14 1 073	040 1 41	14 1 020	14 1 073	14 1 023	14 1 076	14 1 026
DN DS 9 ADR OCT	0 14 1 356	. —	0 14 106	0 14 1 073	0 14 216		••			0 14 107	0 14 1 073	0 14 155	191 +10	91 14 165	0 14 171	0 14 175	0 14 1 356	0 14 154	G 14 1 356	140014430				140 1 41 0	0 14 1 073	0 14 1 070	0 14 1 020	0 14 1 073	0 14 1 023	0 14 1 076	0 14 1 026
DS 9 ADR OCT	4 0 14 1 356	. —	17 0 14 106	1 1 0	\$1 0		••		510 51 0	17 0 14 107	7 41 0	5 0 14 155	5 0 14 161	5 0 14 165	121 +10 5	5 0 14 175	4 0 14 1 356	5 0 14 154	d 14 1	140014430	0 14 1 377	0 14 1 076	0 14 1 377	1 11 0	1 +1 0	7 51 0	1 +1 0	0 14 1	1 +1 0	17 0 14 1 076	0 14 1
OP DN DS 9 ADR OCT	1 +1 0 +	010 10 5	17 0 14	1 91 0 14 1	\$1 O S	5 0 14 154	15 0 14 223	4 0 14 1 356	>10 >10 5	17 0 14	13. 0 14 1	5 0 14	5 0 14	\$1 0 S	5 0 14	5 0 14	1 91 0 4	\$1 0 S	4 914 1	00 0 14 237 140014430	13 0 14 1 377	13 0 14 1 076	17 0 14 1 377	13 0 14 1	1 51 0 21	1 51 0 61	1 51 0 21	13 0 14 1	1 +1 0 0	1 51 0 21	1 +1 0 0
DN DS 9 ADR OCT	1 +1 0 +	. —	17 0 14	1 91 0 14 1	\$1 O S	5 0 14 154	15 0 14 223	4 0 14 1 356	>10 >10 5	17 0 14	13. 0 14 1	5 0 14	5 0 14	\$1 0 S	5 0 14	5 0 14	1 91 0 4	\$1 0 S	4 914	00 0 14 237 140014430	13 0 14 1 377	13 0 14 1 076	17 0 14 1 377	13 0 14 1	1 51 0 21	1 51 0 61	1 51 0 21	13 0 14 1	1 +1 0 0	1 51 0 21	1 +1 0 0
OP DN DS 9 ADR OCT	1 +1 0 +	010 10 5	17 0 14	1 91 0 14 1	\$1 O S	5 0 14 154	15 0 14 223	4 0 14 1 356	>10 >10 5	17 0 14	13. 0 14 1	5 0 14	5 0 14	\$1 0 S	5 0 14	5 0 14	1 91 0 4	\$1 0 S	4 914 1	00 0 14 237 140014430	13 0 14 1 377	13 0 14 1 076	17 0 14 1 377	13 0 14 1	1 51 0 21	1 51 0 61	1 51 0 21	13 0 14 1	1 +1 0 0	1 51 0 21	1 +1 0 0

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 42)

SEG NG	20470	20480	20490	20510	20520	20530	20540	20550	205.20	07502	20502	2000	20610	20620	20630	04907	20440	20670	20680	20690	20100	20710	02/02	20730	20750	20160	20170	20780	20190	20800	20820	20830	20840	20850	20810	20880	20890	20410	20920	20930	20940	0402	20970	20980	06602	21000	21020	21030
COMMENT		230 SET 3 THRU 9						KSI 6 , 234 SP				•		_	140 PLT X, 240 SP					a	144 PLT Y, 244 SP	•				RST 9	150 PLT 2, 250 SP						154 READ INT REG., 254 SP							=	160 SET 3,8,12	AS 007			12	164 PRT OCTAL		
VARIABLE	0000000100=	030	154	115910	H10P7	VARA	ZERO	• • • • • • • • • • • • • • • • • • • •	-0407330000	15910	840II	VAR	ZERO	040	154	#U403770000	00011	VARA	ZERO	440	154	-0401770000		484	7580	050	154	=0400770000	115719	71071 7887	ZEKO	054	112612	VAR4	154	=0400370000	L15710	VAR4	*010000000	090	154		41 dOIH	VAR4	999	154 *04000000	L15P1Q	H10P15
3 0	CLA	010		INZ	CLA	STO	۲. دره	013	2 8	18.7		STO	رر ۲	010	010	Z Z		STO	۲. در	010	010	XOR.	2 5		\ \ \ \ \	010	010	XOX	2 N.S	֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	۲, د ۲	010	7 N.Z	570	010	XOX	7 Y Z	STO	C.A.	010	010	7 Z Z	ر <u>۲</u>	STO	010		117	CLA
CHS					L 10P7						1008						000						9	110710						11011			. 10011	71.011			110013						L 10P14					L10P15
OCT VAL	010000000		41777000						407770000	0000						403770000						401770000		٠.				400110000								400370000			1000000001	,	400170000	00001004				400070000		
AOR	225	030	154	305	121	073	020	603	*	200	22	073	070	9	154	102	2 6	073	070	940	154	252	200	073	050	020	154	253	303	073	070	054	302	073	154	254	127	073	167	090	154	308	130	073	490	726	308	131
S 9			•	- • •		4	-	•	•	-	•	-	-	•	.	- • •	•	-	4	•	•	. پ	- • •	~ • •	4		+		 • •		4	•	- • •	-	•		- • •	-	•	4	• •	-	•	7	٠,	e i	-	
Ē	0	0	- -	0	0	-	-	- ·	- -			0	0	0	0	- -	- -		0	0	-		- -			0	-0	0		•	0	0	-	0	0	0			0	0	0 0	9 0	0	0	0		0	-
 0	11	S	~ 4	3 •	11	5	_ '	n ı	^ '	2 4		2	1	~	<u>ب</u>	_ ←			11	•	·	5			2	'n	5	<u>.</u>	• :		11	w.	• -	13	•	5.	• =	2	13	1	v ř	3	11	13	•	٦ م	•	11
	0	_	~ ~	n 🕶	ις.	•	~ (٥.	٠,	u #				. ~	٥.	٠.	4 ~	٠.	· (C)	•	_	۰-		v (F	,	'n	•	~ '	.	- ~			۸ ۷	·	0	- '	v m		s.	. و	~ c		. ~	_		n	~	
20																																														500		1
S) (O		
Ξ	0	0	0	-	0	0	0	0	0 0	-	, c	0	0	0	0 (D C	,	0	0	0	0	0 0	•	•	0	0	0	0 (.	, 0	0	0	-	0	0	0 0		0	0	0 0	9 0		0	0	0 0		0.	. ·

igure 7-13. PTC ADAPT Self-Test Program (Sheet 43

SEG NO		21610	216.00	07017	21640	05017	0017	0417	21680	21.690	21,700	21710	21120	21730	21740	21750	21760	21770	21780	21790	21800	21810	21820	21830	04817	21850	00017	21810	21890	21400	21910	21920	21930	21940	21950	21960	01617	21990	22000	22010	22020	22030	04027	22050	22070	22080	22090	22100	22110	02122	22140	22150	22160	22110
COMMENT			-				6136	CET 5. 7. 0									SET 3,7,8,130	020 RST 3,100 RST 15,320 SP	1	OR 2 IF CASE SHIFT OCCURS		•		KE SE 1 1,313, 1,4,13				•	4 145		SET 6,7,8			4,120 SET 3,7	SET 1,3,6,134				144 PLT, 164 PRT OCTAL	174, 324 SP					-	RST 3,4,7,8			- 100		SET 4,5,6,7,8			
VARIABLE		. 001	1 10027		77077		012	- 30	100			4 2 00 2 4	*00000000	210	ZEBO	210	151	=0177770000		120,124,130 MAY SET 1	C15910	H10P23	VAK	010	0.50	0.50		040	9	=051000000	124	±051000000	115010	H10P24	VAK4	=000000000#	7.00	210	154	=0177770000	±0056c0c000	L15P10	1 2 1 2	H10P25	VARA	050	920	040	440	=030000000	130	*000000000	210	L EKU
0 6 C		CIO	TD.			3 5			o •				. V			1010	010	ANC	KOR		TNZ	۲.	25	25	2 :		2 :	25	3 5	2 4	010	XOX	LNZ	٠.	2.5	٠,	2 -		010	ANC	XOR	1N2	# Q	CLA	STC	013	010	010		Y 10	010	٠ ۲۷	01:	ų.
THS		_			77.017												_		_	•		L10P23		-			- '			_				L10924	,		_	-			- 7,	•		L10925			•							•
OCT VAL								460000000		٠.		01100001	12000071	*0000000	:			177770000	125010000											00000018		210000000				000000000				111110000	026000000						-			300000000		000000000		
AOR		100		5	2	6.2	210	270	021	666	216	313	;;	212	200	210	154	242	273		305	1	013	010	020	030	0 0	020	2	276	124	274	308	142	6	212	017	210	154	. 242	275	302	200	143	073	020	024	0	* 6	276	130	272	210	2
. SC	' . !			- -	•	- •	₹.	₹:	: :	- • :	•	•	<u>.</u>	<u>:</u> :	- -		·	*	₹			· •	_	<u>*</u> :	•	<u>*</u> :	€ :	<u>*</u> :	<u>.</u>	!	•	: ≤	<u>-</u>	\$	<u>-</u>	•	-	: <u>:</u>	*	<u> </u>	₹	 :	<u>-</u> • :	<u>.</u>	•	•	•	≰:	• •	•	•	•	•	4) •
: 5		-	,		5	0	0	0	0	.	- ·	5	> 0	-	, c) C	0	0	0		0	0	0	0	9	0	٠,	0 0	 - c	 	0	0	0	0	- ·	0 0	.	. 0	0	0	0	0	- ·	0	0	0	0	0.0	0 0	0	0	0		>
8	,	•	١:	2 !	,	13	'n	_ '	^ !	-	<u>.</u>	2 8	3:	-	-		٠.	•	15		*	_	13	Š	^	(n 1	•	٧ ٧			12	•	_	<u> </u>	_	-	•	S	•	2	* 9	2		13	'n	•	.	n 4	17	'n	11	٠ -	
2	:	đ		<u>.</u>	<u>.</u>	•	<u>*</u>	ō.	ا و	٠ -	٥.	، بـ	٧,	n 4	. u	ņ 4		0	_		~	<u>ت</u>	•	'n.	۰	<u>,</u>	٥.		Y 1	2 ◀		٠	-	۰ و	. ب	Ņ,	·	·	٠,	, ,	ō.	= -	y c	, ~	~	•	S.				~	M.	.	
07.5	•																		0 321																																1 12			
2				•															-																																~			
3	<u> </u>	•	5	0	0	0	0	0	0	0	0	0	0 (9 6	> •	> c	o c	0	0		0	0	0	0	0	0	0	0 9	-	> <	0	Ö	0	0	0	•	9 0	0	0	0	0	0 0	,	0	0	0	0	9 0	9 0	0	0	00	9 0	,

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 45)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 46)

. Dr. 428	22150	22740	22790	22810	22820	22840	22850	22860	22470	22.690	22300	22910	0.622	7567	22950	22960	22980	22990	23000	23010	02062	23040	23050	23060	23070	23090	23100	23110	23120	23140-	05167	23170	23180	23190	23200	07262	23730	23240	23250	23250	23280	23290	23300	01667	
COPMENT			26U 3F		100	064 RST 12	•			SET 13	~					SET 14	SET 15	C74 RST 14		RST P LIGHTS	210 SET D.O. 1 + 2	-				CHECK BOA DO SAAA				214 READ A SWIS				224 SET 1							-	RESET INT REG			
VARIABLE	2540 210 154	=0137300000	11371C	VARA	=004000000	*01	=0137300000	115P1G	H10P31	VAK*	170	154	=013734c00c	H10P33	VAR4	990	3500	124 124	=0000000000=	200	154	±013737000	H10P34	VAR4	ZERU	417	=0000011ac	H10P35	VAR4	204 204	014517	H10P36	=040000000	220	=020000000	115910	75 40 K	154	=0137370000	L15P10	7 TOL 20	050	030	034	
LHS OPC	010 010	X	7N1 7N0 0E4011		4 TU	200	XOX		LIOP31 CLA	010	010	010	X 0 X	LIOP33 CLA		C10	010	ָרָאָ מיני	₹ 13	C10	010	X CX	L10P34 CLA	STC	CLA C.S	212	INT	L10P35 CLA	STO	V 10		L10P36 CLA	010	010	XOX		LIOPS/ CLA	010	XOX		L10P38 CLA	200	C,10	212	
OCT VAL		137300000			040000000		137300000					00007688	00000001						900000000		0000044461	131310000				0.00000	00,10000						400000000		200000000				137370000						
ADR	210	306	150	073	222	154	306	305	151	062	170	154	305	152	073	990	270	174	261	200	154	300	153	073	C20	24.3	305	154	073	204	305	155	221	220	223	305	073	154	310	302	073	050	030	034	
0 S G	1 1 1	1	<u> </u>		<u> </u>	<u>: </u>	:	<u>+</u>	<u>*</u> :	<u>.</u> :	7	<u>*</u>	- 2	: <u>*</u>	7	<u>*</u>	<u>*</u>	. 2	. 4	<u>*</u>	<u> </u>			1 4 1		<u> </u>	1 2	5 1	<u>*</u> :	<u>.</u>	+	<u>*</u>		.	*	<u>.</u>	<u> </u>	: <u>*</u>	14	- *:	<u>-</u>	: <u>:</u>	±	41	
à	000																																											_	ļ
90	71 5	15	* <u>-</u>	. ==	Ξ "	יטיי	. 5	4	- :	-	₩.	-	. 4	1	=				`~	S	. ·	<u> </u>	-	13		n 4	•	17	= :	- "	•	_ :	7 7		2.	.			15	* !			2	r	
207	107	112	7	112	9 :	2	121	122	123	125	126	127	3 =	132	133	. 134	5 2	22	140	141	142	5 7 7 7	5 5 1	146	147	001	152	153	154	156	151	991	162	163	164	597	907	2	171	2/1	27.	175	176	177	,
S																																												- -	.
E	000																																								0	0	۰ ۰	0	•

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 47)

1 1 1 1 1 1 1 1 1 1			31 0	040		0.11.	. 040		
1, 25, 5 5 14 0.00 0		201 201 201 201 201 201 201 201 201 201	51 0	770					
1, 765 5 6 4 600 6 6 6 6 6 6 6 6		762 764 764 795				CIE	550		•
1,723 5 6 6 6 6 6 6 6 6 6		203 204 205 305 305	د ۱ ۰	٠٥٤٥		3 I .5	.,56.		
1, 75% 5 6 6 6 6 6 6 6 6 6		204 205 5	5 1 0	090		CIC	0.40		
1 20 2 2 2 2 2 2 2 2		, tit	ن د د	490		רור כור	\$ Q.		
1, 7, 7, 7 1, 10		35.0	7	2 2		<u>.</u> .			-
		5 20	1	7 00			, 000 m		
1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	0000	21 01/	1	305	911000000	CLA	9/10000100=	•	
1717 17 17 17 17 17 17	F	211 112	71 0	210)I.d	210	C10 210 SFTS 0.0.5	
1.71		- 12 - 12 - 12 - 12 - 12 - 12 - 12 - 12	ر د 1رو	517		<u>.</u>	714		
1.272 1.7 1.4 1.60			4 :	207	09/100000	774	= 0.00.00 m		
1.15 1.7 1.4 1.60 1.10 1.	•	*	• • •	50 5		7.4.	2	31 101111	
1,10		71 711	21.0	16.0			-		
1.22 17 17 14 214 219 2000001760 CLA 21 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215		1 = 1		073					
1,259 5 14 210 211 214 215 224 214 214 214 214 215 224 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 214 215 215 216		71.	• • • • • • • • • • • • • • • • • • •) : :	200000000G) (T)			
1.2.2 5	2.1 5 6	5.00	· >	017		11:		Se. T. 00 -1.	
1.273 5	- "					•		CAL PUINT NA 1	٠
1.277	· · · · · · · · · · · · · · · · · · ·	5 17	c. 14	714		.010	.514		
1.2.23 1.5 1.6 1.4 3.0 1.1 3.0 3	7	9 77	4 :	262	000001160	ANE	= 0.000000 1.160		
1.274 17 17 17 17 17 17 17	٠٠٠ څ ن ه	2.53	ر د د	215	020000000	XLA	າ20າດລະຄາດ≖ 		
1, 27, 17 17 17 17 17 17 17 17	•	4	.				7 12517	TEST DO 1, DI 1, CIO 210 UP	
1 23 5 1 6 14 212 9000000004 CL 210 CAL POINT AN CL 210 CAL POINT AN CL 210 CAL POINT AN CL 210 CAL POINT AN CL 210 CAL POINT AN CL 210 CAL POINT AN CL 210 CL			- - - -	101					
1.23 5 0 4 214 216	 	120	2 2	22	30 000000	71.5 ▼ 1.3	# 50000000 E		
1.23 15 16 14 214 214 214 214 214 214 214 214 214 214 214 214 215 210 215 210 215 210 215 210 215 210 215	, T	30 5	, 0	71c		210	Z10		
1.73 5 0 14 214 214 214 214 214 214 214 214 214 214 214 214 214 214 215 214 215 214 215 214 215 216 21	-					•			
1 3 5 6 6 6 6 6 6 6 6 6	(1· s · 0	311 . 5	51 0 ·	517	•	717)			
1		9 / 25	51 0	797	00/100/00	NAI:	997 1 093306€		
1.236 14 1507 110741		33	5 1		0.00000040	S A	######################################	TEST 602, 012 UP	
1.236 13 0 14 1073 17 17 17 17 17 17 17		524 4	<u>۔ ۔</u> د د	502			113713		
1		370		3			1 4262		
1	1 5 6	.37 . 17	ئ د	314	016600000	CLA	9100000000		
1 241 5 0 14 214 214 214 214 214 214 215 214 214 215 215	0 3 1 4	. 40 5	3	017		6.Lu	516	002,	
1	-	_		,		•		PCIVII	
1		241	₹	214		כנת	214		
1 244 4 0 14 1 1 1 1 1 1 1 1	, ,	243 15	₹. <u>4</u>	707	000001100	A A A	= 0000000100	11 51 00 3- 01 3 110	
1 245 17 5 14 163	1 5	7 55,	1 2 2	504			L15P1C		
1 246 11 0 14 1073 STC VAR4 1 247 17 6 14 312 Ondudon70 CLA = UCCCOGGO20 4ST E0 3, SET 1 247 17 6 14 312 Ondudon70 CLC = UCCCOGGO20 4ST E0 3, SET 1 251 5 6 14 214 Ondudon70 CLC CLC CLC CLC 1 253 15 0 14 316 Ondudon70 CLC CLC CUCCOGGO20 TeST DO 4, DI 1 254 4 0 14 1305 CLC CLC CLC CLC CLC 1 255 17 0 14 167 CLC CLC CLC CLC CLC 1 256 17 0 14 167 CLC CLC CLC CLC CLC 1 257 17 0 14 CT CLC CLC CLC CLC CLC CLC 1 250 5 0 14 210 CLC CLC CLC CLC CLC CLC 3 1 261 5 0 14 210 CLC C	0 3 1 5	11 540	ر 4 ا	163			+ 10042		
1 247 17 6 14 312 00000000	· · · · · · · · · · · · · · · · · · ·	1.1. 957	710	1.073			VAK4		
1.25c 5 0.14 2.10	 	747	3 :	315	070000000	CLA	= CCCC000050	1	
1 251 5 0 14 214 214 216 216 217 214 262 000001765 217	•	20	• •	017			017	SET DC	
3 1 252 6 C 14 262 000001760 ANI = CCCCC01760 3 1 253 15 0 14 316 000300200 XGz = CCCCC01760 3 1 254 4 0 14 1305 XGz = C1000000200 TeST D0 4, DI 5 1 255 17 0 14 164 3 1 257 17 C 14 313 CONOCO0040 CLA H10P43 3 1 257 17 C 14 313 CONOCO0040 CLA = COCCCCCC040 AST DC 4, SET DC 3, SET DC 4, SET D	2 1 5 0 .	, 15	: 4	214			714	Ķ.	
1 253 15 0 14 116 000000200 XGR		152 6	*	797	000001760	ANE	=0.000001.760		
1 254 4 0 14 1305 TNZ L15P19 3 1 254 4 0 14 1305 L10P43 CLA H10P43 3 1 255 17 0 14 1673 C00000040 CLA H10P43 3 1 257 17 0 14 210 C0000040 CLA H10P600000000000000000000000000000000000		53 15	0 14	916	00000000	XOX	-0000000500	4. DI	
1		554 4	1 51 0	305			115815		
3.1.257 13.9.14.1673 5310 7484 3.1.257 13.0.14 210 610000040 CLA =UNGCCOUCO40 4ST DG 4, SET DG 5.1.250 5.0.14 210 610 710 610 710 6AL PEINI NR 5 3.1.262 6.0.14 214 610 ANL =UCGOUGUI760		71 44	1	164			H10P43		
3.1.250 5 0 14 210 CIU 210 CIU 210 CAL PEINI NR 5 3 1.261 5 0 14 262 000001760 ANL =UCONOUL760		257	* 4 - 4	5 K	07000000	316	V4K4 -000000000000000000000000000000000000		
3 1 261 5 C 14 214 CIU 214 CIU 214 CAL PEINI NR 5 3 1 262 6 G 14 262 GROOO1760 ANL =UCOROUL760	21.6.0	5 0e		210		בום	210	DG 4. SET DO	٠.
3 1 261 5 C 14 214 3 1 262 6 C 14 262 On0001760 ANL	-			,		•		PCINI NR 5	
	m m	297 262 5		717 262	047 100000	010	214 =000001760 °		•

Second		23430	000.62	23320	2 39 30	23340	23950	197.62	036067	000000	06.65	00000	01050	07047	06067	04047	04040	02030	24040	26092	74100	74110	24120	24130	24140	24150	24160	24110	24180	74190	24200	01242	07747	24230	24.250	24260	24270	. 24280	24790	24300	016.57	36.320	24.350	74350	24360	24370	24380	24.590	00447	74410	2442:)	24430	()***/	77 77 7
																											•																									-		
-		90 5, 01 5 UP				SE I	PULNI NK 6		C	0 10 00 00	•				9	A DO TOU TO	3																																					
COMMERT		1EST 00					ר אר נאר		1771	10.7					- 2	10.01					١.																					-												
VARIABLE		=000000040c	L 127 1 5	4 4 4 4	=CC00CCC100	510		714	0001000000	=00000C1000	71.07.17	7 1011	***	, EKU	017	714	15010	101	1010	101		HIDDI	VARI	H993	TEMP	19561	10017	L10P2	L 10P 3	L10P4	L 10P5	1006	100.	1000	10010	110611	L10P12	L10P13	110017	110015	10010	11001	10010	1 100 20	10051	110022	L 10P 23	L10P24	L10P25	L 10P 26	L10P27	L10P28	674017	2012
CPC	,	XCX			CLA	C11	4	יוני	ANC	X .		ירה היי	2 .	4 :	200		. N.	701			717	, d	STC	HOH	۲. د د	TRA.		HPC) (E I	_) H. P. C.													
CHS	}		770011				•					C \$ 40 \$ 7							010311								HIOPI	H10P2	HIOP3	410P4	9401H	H10P6	1401H		CIOCIN	H10P11	H10P12	H10P13	410P14	HIOPIS	HIOPIG		O LOCIH	HIOPSO	11072	H10P22	H10P23	H10P24	H10P25	H10P26	H10P27	H10P28	62401H	-
OCT VAL		00400000			001000000				000001100	000100000						0.1.00000	001100000									160000560	140014430	140031430	140034030	140036430	140043430	140047030	064760041	140036030	140045030	140070430	140073030	140015410	140101030	140104030	050/01041	060211041	140121440	140125030	140132030	140141030	140151430	140160030	140001230	140011630	140022630	140031630	140035630	704004
A DR		111	505	620	315	210		214	797	320	ς0 ξ	001		070	710	*17	707	206 1	616	2 2	2.2		010	023	070	321	113	114	115	116	-11	120	171	771	124	125	126	121	130	131	751	25	52	36	137	140	141	142	143	741	145	146	1 6 6	?
			<u> </u>			7		5	*	* :	<u>.</u>	<u>*</u>	*	<u>*</u>	*	<u>*</u>	= :		<u>:</u> :	* -		1	7	4		4	14	14	1.4	1	*	:	•	<u> </u>	. 4	7	±	14	+	*	<u>*</u> :	:	2 2	. •	7		<u>:</u> ±	\$	*	<u></u>	± :	<u>*</u> :	<u> </u>	-
. 2		0	.					O							٠							•						0	0	0	0	0 (o (-	9 0	0	0	0	0	0	0 (9 0	> <	o c	, c	0	0		0	Ç	Э,	0 (0 0	>
à	5	15			: =				-	-	• !	<u> </u>	_ :	- '	• • •		- '	-	: :	2 -		-	-		=	ö	,					-																						
٥	3	263	۰ و	۰) (270		271	212	2	714	512	576	211	300	301	706	e e	909	202	906			317	: :	314	;																											
	^		7			•		_	7	-																																	•											
•	-		_					_			_	_	_	_	_	_	_																																					

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 49)

16 4017	L 10P 13	L10P34	L 10P 35	L 10P 36	11.4017	81 4C17	L 10P 39	1.10440	1.10941	110242	L 10P41	L 10244	L 10P45
HPC	HP.C	нPС	HP.C	۱ . د	٦ ۲	HPC	FP C	HP.C	به د	:) ::	١٤، ر	HPC	J.
1119231	H10933	H10P34	H10P35	H10236	H10P37	H10138	68.dC1H	05dU1H	154014	25d01H	H10P43	H101.44	H10145
140051630	140035230	140062610	140065630	140070230	140073730	140075630	1401066 40	140112630	140116630	140122630	140126630	140132630	140136630
151	152	153	154	155	156	151	160	191	162	163	164	165	991
_	_	_	_			_		_	_	_	_		.•
-	ž	-	-	ž	~	-	7	-	+	-	7	<u>.</u>	<u>~</u>
0	>	د:	0	၁	ر،	သ	9	2	7	7	ں	0	ပ
	140051630 H19P31 HPC	140051630 H19P31 HPC	140051630 H10P31 HPC 14005230 H10P33 HPC 140067630 H10P34 HPC	140051630 H10P31 HPC 140057630 H10P33 HPC 140057630 H10P34 HPC	140051630 H19P31 HPC 140055630 H10P33 HPC 140065630 H10P35 HPC 140070230 H10P35 HPC	140051630 H19P31 HPC 140052530 H10P33 HPC 140065630 H10P34 HPC 140065630 H10P35 HPC 140070230 H10P35 HPC	140051630 H19P31 HPC 140052630 H10P33 HPC 140065630 H10P35 HPC 140070230 H10P35 HPC 140070230 H10P35 HPC	140051630 H19P31 HPC 140052530 H10P33 HPC 140065630 H10P34 HPC 140067630 H10P35 HPC 140077630 H10P35 HPC 140077630 H10P37 HPC	140051630 H10P31 HPC 14005530 H10P33 HPC 140065630 H10P34 HPC 140065630 H10P35 HPC 14007630 H10P35 HPC 140176630 H10P37 HPC 140106630 H10P37 HPC	140051630 H19931 HPC 14005530 H10933 HPC 140065630 H10934 HPC 140066630 H10935 HPC 14007630 H10937 HPC 140076630 H10937 HPC 140075630 H10937 HPC 140112630 H10937 HPC	140051630 H19931 HPC 140052630 H10933 HPC 140065630 H10933 HPC 140076530 H10935 HPC 140076630 H10937 HPC 140126630 H10937 HPC 140126630 H10940 HPC 140126630 H10941 HPC 140126630 H10942 HPC 140127650 HPC 140127650 HPC 14012760	140051630 H10931 HPC 140057630 H10933 HPC 140067630 H10934 HPC 140067630 H10936 HPC 1400775630 H10936 HPC 140175630 H10939 HPC 140116630 H10939 HPC 140116630 H10949 HPC 14012630 H10949 HPC	140051630 140055230 140065630 140065630 14007630 140116630 140112630 140112630 140112630 140112630

٠				•		•									•																															
SEC NO	24610	24620	246 10	24640	24650	74660	24670	74683	76947	24106	61152	24170	94140	05257	24750	74760	24770	24780	06157	24×00	24810	24826	24430	24840	24850	24860	24870	24880	74890	24900	01657	07647	04642	74950	24960	24770	24480	24990	25000	25010	25020	25030	25040	25050	25060	
											٩n																																			
						-					CHECK FOR ALL INTERFACE UP																																			
						A SMT					ו יור																																			
CHMMENT						220 READ A SMT					CHECK FC			45, A25							RST 1	K 5 T 12	A1, A24							451.2	851 10	A2,A23														
	RFACE																																													
VALLAGE E	ACCUMBLATER TYTERFACE	-					¥.	2				-		- 0400000050=			0000070000±	¥	*				+02000000t+			:r 2ce400nan	<u>×</u>	<u>ت</u>			,	0100000010		461	10000	:	,									•
T: vA	1(141)))	=======================================	7.4.4	1 1 1 1	17545	407	11,1713	11111	7.77	1,5	113714	1 - 1 - 1 - 1	4 A < 4	-040	124	154	1740	L15P1X	11174	VAK	010	09.	= 0.20	224	154	17.	LISPIR	r1195	400	51 0	44.	21:1-	577	• -	7 2 2 2 2		777			1 2 2	777	- 3	2444	1040	16502	:
)at	Test	CLA:	STL	Ę	נוע	ر ا ر	۲۲	ניף ש	د ار	၁ <u>၂</u> ၁	1 ⊌/	CLA	517.	CL A	a10	CIC	×	7 N. I	CLA	210	נו	2	V .	20	200	XUX	1 N Z	ر. د ۹	STL	د ا د. داد.	213	۲ ۲	<u>.</u>	֓֞֝֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	. V O L	-		9 5	11.	, -	֓֞֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	201	2	֓֞֞֞֞֜֞֞֓֞֓֓֓֓֓֓֓֞֟֜֓֓֓֓֓֓֓֓֓֓֓֓֓֞֟֜֓֓֓֓֓֞֝֓֡֓֓֞֝֓֡֓֞֝֓֡֡֡֡֡֓֓֡֓֡֝֡֓֡֡֡֝֡֓֡֡֡֡֡֡֝֡֡֡֡֡֝	:
51.1	•	11111						7117				11113							11194									11175									113012	Vac	444		÷					
OCI VAL														400000000			40020000						20000000			200400100						010000001		0000000	0000001:1	140001000	0.00			•			•			
ADR		1 70	673	023	070	777	196	171	073	154	196	112	073	322	477	154	323	361	173	073	010	9	324	724	401	325	196	174	673	*1 0	054	326	577	* 6 7	361	5 5	477	720	2 2	200	213			720	9 20	3
S		3	,	4	7	4	4	4	4	•	7	4	-	4	4	4	4	7	3	4			. 4			•	1 4	4	7	4	4	J			- 4	•	•	• •			• •	- • •	- -	- 	 - 1	•
٥		-0	-	ن	-	-	د	د	<u>-</u> د	-	-	د	_	-	0	<u>-</u>	<u>ن</u> ن	ب	0	0	-		. <u>.</u>			-	0	0	0	1 0	-0	- ပ	- ·	 		 	· -	• •	. c			- A			- A	,
UP DM														:			٠.								` ^																					
~																																														
20		315	916	-	326	3.7	77	323	374	17.	370	3.2.7	330	331	3.32	3.1.5	334	3.35	3 50	337	340	7	347	7	144	145	346	341	3.5	351	352	<u></u>	354	15.4	2		2 4		7 4		5 5		200		2 -	:
٠.۸		_	. ~				-	-	_	٠ _	-			_									. –	-		_	_	~	-		4	-		- -		• -			• -	• ;-				• -		
~		-	. ~		~	•	_	~	٦	*	-	-	_	٦	-	~	~	~	~	~	, -	• •	• ~		•	~	~	~	~	-	~	~	•	٠.	-	` -	•	•	•	• •	س, ۹	٠.*	7	٠.	~	4
5 .		C	٠ د	ی د	-	=	0	ره د		ن ۱	0	C	•	'n	0	¢	=	د	C	0	· C		0	0	ပ	ں	c	ပ	C.	C	O	C)	0 :	- 0	. 0	· c		۰ د	2	0	0	; :	•	, =		,

94 945	25650	75660	75670	756HC.	00957	20147	61767	02752	25175	25/50	75/65	25770	25780	25790	25400	25810	25820	06 867	04967	05445	25870	25880	75490	06652	01657	02652	25430	25950	25960	25970	25980	06652	26000	26020	26030	26040	25032	28082	26080	26090	26100	02172	02192	76140	05192	26160	76170	08197	26.102	26210	
										,																																						-			
COMMENT			4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	25.3	F - 10.4	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7							RST 1	4	<u>0</u>	A10, A17						9.5T 3	RST 11	Alb						. HST 2				THAU AS INTERFACE LINES							SET INT 1					457 1	SeT 2				
VARIABLE	Lipk	214114	4444	5 E	000	9077070005	=C000404100	527 527	=1440410000		111111	1424	010	024	0.54	=C30CXc130c	224	90000000000000000000000000000000000000	- 010020000	111014	V A:4	070	060	=0000000=	224	154	=U2C0CCCCC	F75	VA:4		. L'11P18	111	LPKA	PIO + A1 THAU A9 IN	HIPIB	VA34	000	1001	H11P19	VAKE	100	154	100000000000000000000000000000000000000		VAKA	010	700	154	00000000-	124114	
LHS OPC		L11912 CLA	STC	213	າ ເ ເ	ب ز ر	ָּבְיָּבְּ בּיִבְּיִ	֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֝֞֝	2 2	72	L11913 CLA	STU	ر ا ر	0 1 0	CIC	יי כר י	<u>د</u> د	: د د	X 7 Y	71.1 111014 CIA		LIIPA CIC		CLA	010	יב ניביי ניביי	YOY I	111915 CLA		213	TRA	LP4 STC	TKA.	• CHECK	LIIPIB CLA	Src	<u>.</u>	יייי	L11919 CLA		D10	200	X	L11P20 CLA		010	<u>.</u>	2 3	YOY I	L11P21 CLA	
OCT VAL							000404000		44040000	200000			,			000107000		000000	000002001					00070000			20000000		•				140171230			:						0000000	00000000					00000000	20000000		
UP DH DS 9 ADR	51 51	51 0.	1 51 0.	51 0	• 1 o	51 0	7 :		<u> </u>	7 7	41 0	1 +1 0	\$1 O	91 0	51 0	51 0	71	3 :		* 1 0 0 1 k	71.0	. 71 0		51 0	51 0	* 1 0	15 0 14 223	1		0 14	51 0 0	C 14 1	0		0 14	7 71 0	* :	* 4	. ÷	1 41 0 6		\$ 1 c	n iz	7 0 14	7 71 0	5 0 I4	51 0		1 1		
14 15 S LUC	0	3	•	104	1 O 7	- - - - -	7	7	 	- 4	· -			7	1 7 7 0	7 0 4		0 7	.	 	•	7 4	4	1 0 4	7 0 4	7	161 0 4 0	 	7 4	0 0	4 0	0 4	104		0 *	3	- -	 	9 3	0 *	04 0 120		* 4		0 +	0 4	~ . → .	 	-	0 0	

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 53)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 54)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 55)

•	•
VARIABLE	111923 111924 111924 111926 111927
OPC.	HPC HPC HPC HPC HPC HPC
LHS	H11P23 H11P24 H11P25 H11P25 H11P26
OCT VAL	140075040 140100440 140104040 140104040 140113040
4 . ADR	213 214 215 216 216 217
So	41 0 41 0 41 0 41 0 41 0
3	၁၁၁၁၀
d O	
. 961	

** TEST PIC ** OR						
150023000 11229 1100 150023000 11229 1100 150023000 11229 1100 150020000 11229 1100 150020000 11229 1100 150020000 11229 1100 15002000 11229 11229 12290200 11229 11229 12290200 11229 11229 12290200 11229 11229 12290200 11229 11229 12290200 11229 11229 12290200 11229 11229 122902000 11229 122902000 11229 122902000 11229 122902000 11229 122902000 11229 122902000 11229 122902000 11229 122902000 11229 122902000 11229 122902000 11229 122902000 11229 122902000 11229 122902000 11229 12290200 11229 122902000 11229 122902000 11229 1229020		•	TEST	ن		27.20
150000000 1187 11	0			.6.,1,,15,6	•	0442
1 1500 1500 112	0120051 0			11223		27450
24 1	1 1500320			L 12P S		21460
10 10 10 10 10 10 10 10	0150341 7			14617		01717
10 10 10 10 10 10 10 10	0050051			1 36.3		27440
2 2 2 2 2 2 2 2 2 2	0740051 5			74.1.1 74.1.1		06517
15(11/4000 11/29	0.0000011 4					00422
15017500 1175 117	1001051			*****		27510
	-			1 451 -		2525
15000200 110000 110000 110000 11000 11000 11000 11000 11000 11000 11000 11000 11000	-			7 25 1		957
1501 1501 1502 1503 1504 1504 1505	0171071 71					07572
150112000 1109 11	0071051 21			1871 7		05672
150100000 1100000 110000 110000 110000 110000 110000 110000 1100000 110000 110000 110000 110000 110000 110000 1100000 1100000 1100000 110000 110000 110000 110000 110000 110000 110000 11	151 151 71			1 1017		09422
15017600 1127 140 170	-			1011		27570
15000760 H121 H22 L127 15000760 H121 H22 L127 15000760 H122 H2 H2 H2 15000760 H122 H2 H2 H2 15000760 H122 H2 H2 H2 15000760 H122 H2 H2 H2 15000760 H122 H2 H2 H2 15000760 H122 H2 H2 H2 15000760 H122 H2 H2 H2 15000760 H122 H2 H2 H2 15000760 H122 H2 H2 H2 15000760 H122 H2 H2 H2 15000760 H122 H2 H2 H2 15000760 H122 H2 H2 H2 15000760 H2 H2 H2 H2 H2 15000760 H2			_	1105		27580
1,001,1000 1,127				1111		27590
100113000 11292 11292 12901313000 11292 12901313000 11292 1290131300 11292 1290131300 11292 129013130 11292 11292 129013130 11292 129013130 11292 129013130 11292 129013130 11292 129013130 11292 129013130 11292 129013130 11292 129013130 11292 129013130 11292 129013130 11292 11	-			14/17		2,400
1 1501 1504 115	-			L12P2		27510
2 150000260 H12P6 HPC L12P6 4 15000260 H13P5 HPC L13P6 5 15000260 H12P6 HPC L13P6 6 15001760 H12P6 HPC L13P6 6 15001760 H12P6 HPC L13P6 6 15001760 H12P6 HPC L13P6 6 15001760 H12P6 HPC L13P6 6 15001760 H12P6 HPC L13P6 6 15001760 H12P6 HPC L13P6 6 15001760 H12P6 HPC L13P6 6 15001760 H12P6 HPC L13P6 6 15001760 H12P6 HPC L13P6 6 15001760 H12P6 HPC L13P6 6 15001760 H12P6 HPC L13P6 6 15001760 H12P6 HPC L13P6 7 10001760 H12P6 7 10001760 H12P6 HPC L13P6 7 10001760 H12P6 7 10001760 H12P6 7 10001760 H12P6 7 10001760 H12P6 7 10001760 H12P6 7 10001760 H12P6 7 10001760 H12P6 7 10001760 H12P6 7 10001760 HT2P6 7	_			. 50217		27620
150,042,60 H1992 HPC L1992 150,042,60 H1994 HPC L1994 150,017,60 H1994 HPC 150,017,60 H1994 HPC 150,017,60 H1994 HPC 150,017,60 H1994 HPC 150,017,60 H1994 HPC 150,017,60 H1994 HPC 150,017,60 H1994 HPC 150,017,60 H1994 HPC 150,017,60 H1994 HPC 150,017,60 HPC 150,017,60 HPC 150,017,60 HPC 150,017,60 HPC 150,017,60 HPC 150,017,60 HPC 150,017,60 HPC 150,017,60 HPC 150,017,60 HPC 150,017,60 HPC 150,017,60 HPC 150,017,60 HPC 150,017,60 HPC 150,017,60 HPC 150,017,60 HPC 150,017,60 HPC	~			11206		0.647.
150007260 11394 1900 11394 1	-		_	1.130.		27640
190007260 Higher Hut Light 190007260 Higher Hut 190007260 Higher 190007260 Higher 190007260 Higher 190007260 Higher 190007260 Higher 190007260 Higher 190007260	_			191		(HD 13
150007500 1442 1444 14			_	1201		0000
150010760 H1994 HPC L1994 150010760 H1994 HPC L1994 1500107260 H1994 1500107260 H1994 HPC L1994 1500107260 H1994 HPC L1994 1500107260 H1994 HPC L1994 1500107260 H1994 HPC L1994 1500107260 H1994 HPC L1994 1500107260 H1994 HPC L1994 1500107260 H1994 HPC L1994 1500107260 H1994 HPC L1994 1500107260 H1994 HPC L1994 1500107260 H1994 HPC L1994 1500107260 H1994 HPC L1994 1500107260 H1994 HPC L1994 1500107260 H1994 1500107260 H1994 1500107260 H1994 150010726	-			1376		09977
15001260 Hisps HPC Lisps 16001260 Hisps HPC Li	٠.			7.451		21670
1 15001256 H1496 HPC L1946 3 150012560 H1594 HPC L1946 3 150013260 H1594 HPC L1946 4 150014260 H1594 HPC L1946 4 150014260 H1694 HPC L1694 5 150014260 H1694 HPC L1694 6 150014260 H1694 HPC L1694 6 150014260 H1694 HPC L1694 7 150016260 H1696 HPC L1694 7 150016260 H1696 HPC L1694 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	_	Ī		1.1484		27680
150012560 H1592 H9C L1592 150014260 H1594 H9C L1594 150014260 H1692 H9C L1692 150014260 H1692 H9C L1694 150014260 H1694 H9C L1694 150014260 H1694 H9C L1694 150014260 H1694 H9C L1694 150014260 H1694 H9C L1694 150014260 H1694 H9C L1694 150014260 H1694 H9C 150014260 H1694 H9C 150014260 H1694 150014260 H1	_			L14P6		27690
150013260 H594 H9C L1594 150015260 H664 H9C L1692 150015260 H664 H9C L1694 150017260 H664 H194 150017260 H664 H194 150017260 H664 H194 150017260 H194 150017260 H664 H194 150017260 H664 H194 150017260 H664 H194 150017260 H664 H194 150017260 H664 H194 150017260 H664 H194 150017260 H664 H194 150017260 H664 H194 150017260 H664 H194 150017260 H664 H194 150017260 H664 H194 150017260 H664 H194 150017260 H664 H194 150017260 H664 H194 150017260 H664 H194 150017260 H664 H194 150017260 H664 H194 150017260 H664 150017260 H664 H664 150017260 H664 150017260 H664 H664 150017260 H664 150017260 H664 160017260 H664	_			54517		27700
150014260 H1546 HPC L1546 150017260 H1546 HPC L1647 150017260 H1647 HPC L1647 150017260 HPC L1647 160017260 HPC L1647 16	-			29511		27710
150016260 H16P2 H16P2 150016260 H16P2 H16P2 150016260 H16P2 H16P2 150016260 H16P2 H16P2 150016260 H16P2 H16P2 150016260 H16P2 H16P2 150016260 H16P2 H16P2 150016260 H16P2 H16P2 150016260 H16P2 H16P2 150016260 H16P2 H16P2 150016260 H16P2 H16P2 150016260 H16P2 H16P2 150016260 H16P2 150016260 H16P2 H16P2 H16P2 150016260 H16P2 H16P2 H16P2 150016260 H16P2 H16P2 H16P2 H16P2 H16P2 H16P2 H16P2 H16P2 H16P2 H1	_			477		OCERC
150016600 116P4	• -					02112
1				2017		07117
1 112P1 CLA H12P1 5 CLA H12P2 5 CLA H12P2 5 CLA H12P2 5 CLA H12P6 5 CLA H12P6 5 CLA H13P6 5 CLA H13P6 5 CLA H13P6 5 CLA H13P6 6 CLA H13P6 6 CLA H13P6 7 CLA H13P6				1011		シャート
7 L12P1 CLA H12P1 5 Te VAR4 6 CLA H12P2 5 CLA H12P6 5 Te 400 5 Te 400 5 Te 400 5 Te 400 6 CLA H13P2 6 CLA H13P4 6 CLA H13P4 7 Te 600 6 Te	-			Libra		05/1/
1						
2 CLA HI2P2 2 CLA HI2P4 2 CLA HI2P4 2 CLA HI2P6 3 CLA HI2P6 4 03 5 CLA HI3P6 5 CLA HI3P6 5 CLA HI3P6 5 CLA HI3P6 6 CLA HI3P6 6 CLA HI3P6 7 CLA HI3P6 6 CLA HI3P6 7 CLA HI3P6 6 CLA HI3P6 7 CLA HI3P6 6 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6 7 CLA HI3P6				1 421.4		27770
CLA H12P2 STC 400 CLA H12P4 STC 401 STC 401 STC 403 STC 403 STC 403 STC 403 STC 403 STC 403 STC 404 A H13P4 STC 400 CLA H13P4 STC 410 CLA H15P2 STC 410 STC 410 STC 410 STC 410 STC 410 STC 410 STC 410 STC 410 STC 410	2		210	7447		27780
5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	070		CLA	11782		27/40
11 SCLA P12P4 2 STC 401 3 SCLA H13P4 3 SCLA H13P4 4 STC 403 5 SCLA H13P4 5 SCLA H14P2 5 SCLA H14P2 6 SCLA H14P2 7 SCLA H14P2 7 SCLA H14P2 7 SCLA H15P2 6 SCLA H15P2 7 SCLA H15P2	000		5.TC	400		27800
2	121		C.L.	F12P4		27810
2	.100		STC	105		27870
2 STC 407 3 STC 407 5 STC 403 5 STC 403 5 STC 403 6 STC 403 6 STC 403 6 STC 403 7 STC 400 7 STC 400 7 STC 400 7 STC 400 7 STC 400 7 STC 400 7 STC 400 7 STC 400 7 STC 400 7 STC 400 7 STC 400 7 STC 400 7 STC 400 7 STC 400	052		ر ر در ه	HIZPS		27830
3 3 3 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	002			707		0777.6
3 3 3 5 CC	223			7 27 7 7		
5 5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6			֓֞֞֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	2 16 10		07927
5 5 5 6 6 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6			7 .	CO.		00817
5 5 10 404 5 5 6 6 A 404 6 6 6 A 404 7 7 6 A 6 A 6 A 6 A 6 A 6 A 6 A 6 A 6 A	*70		٠ د د	341 E		27870
5 5 5 10 405 5 6 6 6 70 405 6 6 70 405 7 7 870 406 7 870 407 0 870 410 1 870 410 1 870 410	3 00		STE	404		27480
5 5 5 T C	025		ر در	H13P6		2 7 8 9 0
6	900		STe	403		27900
7 STC 460 77 STC 460 77 STC 407 60 STC 410 61 H15P2 1 STC 410	0.26			11407		31622
7 CLA HISPA 7 STU 407 CLA HISPA 1 STU 410 CLA HISPA				,		22020
0) ·			31.12
2 STC 400 STC 410 STC 410 STC 410 STC 410 STC 410 STC 410 STC 410 STC 410 STC 411 STC			֓֞֝֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	* A	•	06.17
0 CLA H14P6 1 STC 410 CLA H15P2 1 STC 411	2		210	104		21940
0 STC 410 CLA H15P2 STC 411	30		۲ ۷	41476		27950
1 CLA H15P2	. 010		STC	014)9622
570 411	110		CLA	H1592		77.77
(C) (C) (C) (C) (C) (C) (C) (C) (C) (C)	011		STC	411		1874C
	210		•	70511		0020

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 57)

SFCNC	2800	2801	2942	7803	2804	5087	2806	2803	40×2	2403	2810	7811	2612	2813	2814	2815	91 H Z	2817	2818	2819	2820	2821	7822	187	2000	1707	C 2 9 7	2826	2821	1828	292	.2830	2831	2832	2833	2834	2835	78.36	7686	84.86	04.04	0707	2842	6756	7107	7707	****	7786	700	407	69HC	2000	285	6486	707	7450	5550	2856	
												,																											•																				
										-																																												٠.					
											ALL INT LATCHES	NK ~	VAIN PIC INT LATCH	8 . SN 18	REPOYE INH ON INT 1			SAVE PREVIOUS LOCK+1												RST PAIN INT LATCH	REMOVE INH ON INT 2			•					٠					¥ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	SET IN INHIBIT	INI LAICH	NA CA INC												
COMMENT												-	RST MAIN	CAL PUINT NA	KEPUVE														SET INT	RST PAL	*EMUV-		L12P4												SET 131	- CACA - CACA	אַני אַנוּער		רולאט										
VAKIABLE	717	70511	413	HICPZ	414	F16F4	415	H16P6	410	=0111111116	554		01.1		=0000000005	*** ***	FURCE HOP 400 TO L12P2	111	TEMP	111	VAKS	TEMP	0000000000	21441	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	1100	****	-9111111110=	000	911	= 0c0cccc004	004	FORCE HGP 401 TO	111	ТЕМР	111		7 2 2		-01000000	113713	1776	VAK4 -017777777	3777777	000	010000000	=000000010		UKCE FUP 402 10		1EMP		VAK 3	AHH:	הוללה מתרכני בוללה הול החול הול הול הול הול הול הול הול הול הול ה	115715	1251	=(17777776	
CPC	213	7 4 5	. C. C.	0 F	STC	CLA	STU	CLA	STU	נוע	CIC		CIC		CLA		SHUULD		STU	CL A	STU	CLA	XCX	14	: :	٠.٠	2	CLA	010	OIC CIC	CLA	010	JE U		STC	V		- T		7 C.K	7 -			4 :	ָ ֖֭֓֞֞֞֞֞֜֝֓֓֓֞֝֓֓֓֞֝֞֝֓֓֓֓֓֞֝֓֡֓֓֓֓֡֓֓֞֝֓֡֓֡֓֡֓֡֓֡֓֓֡֓֡֡֡֡	2	۲.	•	170	7 5	2.5	4 : 1		, c	YOY.	7	4 :	٠ د د	; :
LHS		•										•		•			•	L12P3																11225				٠										,	•	14617									
OCT VAL										111111116					00000000							•	200000000					11111116			400000000								00000000	10000000			71111111	911111			01000000							00000000	04000000			71111111)
9 ADR		210 1	250	720	1014	035	510 1	036	910 1	337	224		110		040	* 00		1 377	1 076	1 377	1 074	920 1	0.56	040		000	5001	037	000	011	1117	900		1 377	1 076	1 377	720	920			200	100 .	570	160	000	011	3	*00		116.1	9/01	1 27.		970.1	305	040	700	7 20	;
. 05		<u>.</u>		2 :	2	2	51	5	1.5	1.5	2		5	:	5	2:		2	1,2	-	-	-				<u>.</u>	2	2	. 15	. 1	2			51	1 5	2	-				•	•	2 :	2 :	2 :	<u>.</u>	<u>.</u>	-		<u>.</u>	<u>.</u>	<u>.</u>	٠ -	٠.	2	2 :	<u>.</u>	2 2	:
P CK	,	о ·											,	,	0 2			3	· 0	2		. ~		, ,	•	.	<u>س</u>	0	5	O	0 ~	5.0		9	~	. ~			- 4	, ,	• •		~ ~	- (, ,	v 1	. .	ر	,	~ (~ *	٠,	~ •	٠,	Λ.				
d'O	-														-	•		-	_	-	• -	•	-	•	•	-	-	~			_			_	_	-	• `-	-	• •	-	•			-			-		٠		-	٠.			-	•		-	•
5		2											3		. 1	45														19													5 ;			•		_			5 5								
SS		ه	٠ د د										-			9 9														0 9													o :								0 4								
. =		c	o i	0	> 0				•	, c		•	c	>	-	0	•	Ċ	c	ç	• •	· c	: c	9 5	۰ د	0	0	0	0	•	o	0		0	c	· c			<u>.</u>	-	-	5 0	-	ه د	> 0	- 0	> 0	>	•	> c	<u> </u>	•	•	o c	> <	•	•	0	

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 59)

SEC AC	79146	39162	7167	6162	0262	1262	2922	26236	3767	0000	70767	242RC	29290	2930	29 11(2932	29340	2632	9866	36762	91.67	29400	29410	29420	23430	29446	2440	2000	29480	29490	29500	29510	07.667	29540	29550	29560	76500	29595	2960	2961	2967	1962	2962	73962	29670	06967	29700		٠
COMMENT		THE COURSE THE THE	AND THE PAIN IN TARGET	REMOVE INH ON INT H		10 11464				:						SET INT INFIBIT	REMOVE INH ON INT 9		10 L14P6									CET INT INTERIT	HST MAIN INT LATCH	REMOVE INH ON INTIO		10 11582									SET INT INHIBIT	SCREEN IN THE LOCK		10 (.1584	-				
VARIABLE	H14P3 VAR4	=07//7//76	910	=00ccccc400		SHOULD FURCE HOP 407 I	1.1	2.27	· · · >	1547	-000100000	113915	H14P5	VAK¢	=071717176	300	=000c0c1ccc		FURCE HUP 410 T	3451	777	VAKS	TEMP	-000040000	115015	H15P1	VAK4 =(177777777	000	110	= 00000000=		: HUP 411	15.40	717	VARS	LEPP	=0000500000	H15P3	VAR4	-0111111116	000	=00000000000	*00	E HUP 412	777	1 EPP P	VARS		
CPC	CLA STu	. .	2	CLA	010					4	, č	TN2	CL A	STL	יר א נר א	35	CLA	CIC	SPCULI		4 10	STC	CLA	¥O×	7 N I	A S	01.5		210	CLA	010		212	, V	STC	CLA	¥ ×	7 T	STO	CLA	2 1 2	0 4 0 0	010	SHCULD		215	STC	3	et en)
LHS						•	2												. 1501													• :	11373											•	11585			5	She
CCT VAL		111111116		000000000							000000100				111111116		000100000							000005000		٠	31111116			00020000							000020000			111111116		00040000						1	Self-Test Program (Sheet 60)
9 ADR	000	037	011	£ 13	400		7,7	47.7	720	920	316	040	100	1 073	60	000	315	204	177	200	377	1 074	9/0 1	316	1 040	010	550	000	110	317	7 00	;	115 1	377	1 074	920 1	320	10	1 073	037	000	126	00	;	1 377	076	074	E	ı-Tes
05.30 Mu		2				4	2 :	2 :	-	-	: :	_	_	-		2	<u> </u>	-	4	2 -	: :	2	_	91 0		2	-	-			-	;	<u>.</u>	2 2	-	-	-	2 2	_	_	2	<u> </u>	2 2	,			2 5	,	ž
#G #D	00			0 ~			20	٠ <i>-</i>	. ,-			3		r	. .	د د ت د		, c			_	· m	_	•		~ ,		ی ۔						٠.		~	<u>.</u>	•		7		o.c	. ^	,	m	~ ~	20		A P.I.
	- 2.2	~ .		<u> </u>	~	•	- ·									77.		.0		, ~	. a			33	•				, -	~	~							23			۰ و	- د	·	,			59	\$	ADA
S 1.00	707 O					•	7 (v ``	٠,	•	. ~	~	~	2	~ () ^ > >	. ~	~	•	•	٠,	۰.٧	~	0.23	~	~	٧,	٠,	۰.٧	2	.~		٠.	•	~		~ .	22	~	~	~ .	٠,	. ~	1	~	~ ~	9 0 0	E	ည
2																ه . ه								٥														•									• •	\$	٦,
	,	<u> </u>		G	<u> </u>	. •	- 6		. c	0		=	3	J	. :	-	, 0	J		•			•	0	_ `			-		•	~				•		- •		•		_ (,		90	7	Figure 7-13.

SEC NO	29710 29730 29730 29730 29750 29750 29770 29780	29810 29810 29810 29840 29840 29840 29840 29880 29880 29880	29910 29930 29930 29930 29930 29930 29930 29930 390020 30030	30040 30050 30050 30040 30110 30110 30110	30150 30160 30160 30180 30200 30220 30230 30230 30250 30250
COMMENT	SET INT INHIBIT RST MAIN INT LATCH REMOVE INH ON INT 12.	413 TO L15P6 00 76	SET INT INHIBIT RST MAIN INT LATCH REMOVE INH ON INT 13 TO LIGP2	76 SET INT INHIBIT RST MAIN INT LATCH OO REMOVE IMH ON INT 14 415 TO L16P4	776 SET INT IMMIBIT RST MAIN INT LATCH 100 REMOVE INH ON INT L5 416 TO L16P6
VARIABLE	TEMP =0000100000 L15F1S H15F5 VAR4 =077777776 000 110	004 777 TEMP T77 VAR5 =00000400 L15P1S VAR4 =0777777	ŭ.	17777 10400 110P	16MP =00000100 L15P1S VAEPS VAEPS VAEPS 1100000000000000000000000000000000000
OPC	CCIO	CLIU SYDULD SYD CLA SYD TNZ CLA CLA	CCCC CCCC CCCC STOCCC STOCCC CCCA STOCCC TNZ	CLA STC CLO CLO CLO CLO STC STC CLA	STO CCLA TN2 CCLA CCLO CCIO CCIO CCIO CCIO CCIO SHOULD STO
LHS		11691	• •	• L16P5	• 11791
OCT VAL	911111111	000040000	0000050000	000000000	000010000
UP DM DS.9 ADR	17 0 15 1 076 17 0 15 1 076 17 0 15 1 073 18 0 15 1 073 17 0 15 000 15 0 15 000 15 0 15 000 15 0 15 000		5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		13 0 15 1 074 15 0 15 1 076 15 0 15 1 076 17 0 15 1 040 18 0 15 1 073 18 0 15 1 073 18 0 15 1 073 18 0 15 1 073 19 0 15 1 074 19 0 15 1 077
18 S LOC	0 0 0 0 266 0 0 0 271 0 0 0 0 271 0 0 0 0 272 0 0 0 273 0 0 0 273	6 0 300 6 0 300 6 0 300 6 0 300 6 0 300 6 0 300 6 0 300 6 0 300 6 0 300	6 0 315 6 0 316 6 0 316 6 0 320 6 0 322 6 0 323	6 0 326 6 0 327 6 0 337 6 0 331 6 0 333 6 0 334 6 0 334	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 61)

	SI H	S L	0 00	NO GE	0.5	9 AOR	OCT VAL	LHS	OPC	VARÍABLE	COMMENT	SEQ. NO
			3 4 5	0	***	976			570	TÉMP		3028
	0	0	354	0	12	377			ر د ۲	111		3029
	0	0	55	3	-	410			STO	VARS		3030
	. :	0	56	7	15	076			CLA	TEMP		3031
		0	1 25	2	-	321	00000000		XOX	=0000004000		3032
		•		4	-	9			1N/	Sidsi		3033
		•		•	• -		72222224			-011717774		3034
	_	•			•						CCT INT INDIBIT	4035
		9	7	٠ <i>.</i>	٠,	000			2	000		4606
		0		s	_	011			212	011	LO LE LE LOS	
		0		0	7	326	140066210		TRA.	L9P3	TO RESET INT REG	1606
	٠.	•			-				TRA	1 2001		3038
		•		,			0000000					9030E
		>			-	•	00000000	7.77	ני	20000000		0408
	-							•			CAL PUINE AX V	0100
	9	0	367	0	-	046			TRA	L12P3		1406
		c			<u>.</u>	00%	00000000	11284	V T3	±010000000		3042
		•			•	2					OL ON TATOO 147	E70E
								•		,		
	•	0	71 1	0	. <u>.</u>	990			- K	L12P5		PP 00
			0	•	-	17			ORG	.6.1.0.15.		3045
			,	•	•	;		•	1		CAL POINT NR 11	3046
	,					-						1902
	9	_	•	0	_	377		11270	2			
	9		-	0	2	022			ر. در	H12P6		8406
	-	-		-	_	670			STO	VARA		3049
					-				· -	777		3050
	0	٠.	.	• ·	•				1 : 1 :			1904
	•	_	•	٥ د	_	005			¥0×	H13P1		Troc
		_	S	0	_	040			INZ	L15P1S.		305
	_		•		*		00000000		•	00000000		3053
		.	0 1		•	200	00000000			000000000000000000000000000000000000000		405
	•	_	_	0	_	102			4 ¥	13617		
•	9	_	- 01	0 ~	_	304	02000000	L13P2	CLA CLA	=002000000		3055
			,		•						CAL PRINT NR 12	3056
	-		•	,				•	•			7505
	•	-	1	2	2	071			4 ·	L 13F 3		9000
	•	-	12 1	0		306	000000010	11374	CLA	0000000T00=		
								•			CAL POINT NR 13	3059
						124			TRA	1 1 10 5		3060
	0	٠,	1	2 '	2 :	001	000000					3061
	9	-	14	o ~		310	00400000	L1370	4	00000000000		1906
								•			CAL POINT NR 14	7006
	-					731			TRA	1 1401		3063
	•	-	_	2	2							4908
	0	-	1 91	°		312	000000700	74617	CLA	*U002000#	4	
								•			CAL POINT NR 15	2008
				•					TOA	1 1403		3066
	•	-	1	2	2	711				7 1 1 1		1906
	9	_	20 1	0		314	000000100	144	2	0000001000=		9706
								•			CAL PUINI NK 16	9906
		-				016			TRA	1.14.05		3069
				2 1		,	000000000	70711	•	-0000400000		3070
		_		• .		310	2000000		,		CAL POINT NO 17	3071
	:							•				2006
	9	_	23	0	-	226			TRA	L15P1		3100
	_	_	1 70	7		320	00000000	1.1502	CLA	=000050000		9019
•		•				,	1 1 1 1 1 1 1 1				CAL POINT NR 18	3074
								•				3075
	9	_	25 1	0	15	244			L	L 15P 3		A70E
		_		0 2	_	322	000001000	L15P4	CLA	=000010000=)
		,			•	 		•			CAL POINT NR 19	1106
	-							•		960		3078
	•	_	27 1	0	1 2	292			4 .	(15/2)		970F
	Ī	_	30	7		324	000040000	11596	נוש	=00004c000=	411	000
								•			CAL PUINT NK 20	1000
	-	_		0		300			TRA	11691		TBOS
						30.5	000000000	11602	CL A	±000020000		3082
						75.			:		CAL POINT NR 21	3083
٠	-			,		;		•	101	. 1403		3084
	9	_	33 1	0	51 0	316			4 ¥	C 101.3		
Figure 7-13	þ		ANAD	F	يم لر	Toot	Salf-Test Drogram (Sheet 62)	(Shoot	63			
•	• •			4	1	TODT	F1 US 4 GALL	(מזוכני	(4)			٠

SEC NC	30850	30850 30870 30880	30890	30910	30930	304408	30960	30970	00018	31010	31020	31030	31050	31070	31080	31100	31110	31120	31140	31150	31160	31180	31190	31210	31220	31240	31250	0 0	01216	31290	31300	31310	31330	31340	31350	31360	31380	04616
CUMMENT		POINT NR	CAL POINT NR 23						FOR PROPER OPERATION UF MANUAL INTERRUPT 16		AND AND INTEND LOCATION AND INSPECT FOR BIT 16			CAL POINT NR 24	OF THE PERSON OF	۵	84				ON COMMAND	RESTORE CLA ADDRESS							CID ADDRESS		REMOVE OLD ADDRESS							
VARÍABLE	0000100000	L16P5 =0000004000	14217	TEMP	777	H12P1	VARI	TEMP H95P L	FOR PROPER OPERATIO	MANUAL INTERAUPT	ANG AUD ENTERD LOCK	777	SAVE		INTIND	TEMP 2	=002000000	104	110	SAVE	TO EXECUTE SELECTED CIO ON COMMAND	K17P38	KX/ TEMP3	117936	KX8	L17P38	I EMP 2		TEEP3	L17P3C	KXB	TEMP3	TEMP2	=000000000=	•	L 17P 38	811	200
0 P C	CLA	TRA	TRA	ST0	CLA	CLA	STO	CLA HOP	TEST	PRESS	CLEAR	STO	210 010		STC	STO	AND	7N 1	010	CLA	TOEX	CLA	ANU	CLA	ANC	STO	CLA NHR	JNA	STO	ر <u>۱</u>	ANC	XOX	CLA	AND	Z E	ACC	CLA	<u>ء</u>
LHS	11694		•	112713					•	•	•	L17P2		•				1.17034	1113		•	11793															117938	1117
OCT VAL	000010000	00000000											000000000				020000000																	920000000				
ADR	323	334 321	352	920	170	017	010	076 026			750	377	237		220	241	242	324	101	237		353	046	350	047	320	241	101	243	351	041	243	247	244	020	350	250	2
6 50	15	25	ر د ري		٠, ر م	5	2	6. r.				3.	m, m		- -	· ~	m r	7	, m	~ .	2	2	- 	22	7 2:	2 2	_	2.2	<u>.</u>	. ~	٦ ٣	2.5	, m	<u></u>	6	<u></u>		1
I	0	00	20		- -	0	0	 0 0					00	,			0 0			0 9	>	0	- -	0	0 0	0	0	0		0	0	00		0	0	000	0	2
0 00	1.1	11 01		12:								13	27	: :	<u>.</u>	<u>.</u>	۰ ب	• •	'n		>	-	۰ -	::	9 4	2 2	-1	91	-	~		51		٠	91	~ =		n
707	34	35	37	;	7 4	4	4.5	\$ 7			_	-	311			• 🗝		- ۸	• ~ •	322	,	324	526 326	321	330	332	333	334	336	337	340	341	343	344	345	346	350	100
ر. د	-												o o							00						00		0 0							-	00		_
1.5	٥	• •		• •							-	-	25		- ~	-	-		-	25	•	- -		-		•	-		-	-	-	25	٠	-		13		-
Ξ	0	00	00	00	0	0	0	00			•	0	00)	00	•	0	9 0	0	00	•	0 0	-	0	00	0	0	00	0	0	0	00	, 0	0	0	00	00	2

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 63)

SEO	31	31	31	Ē	31	Ē	31	31	31	3	31	3	31	31	31	31	31	31	31	3	Ē	3	316	<u>.</u>	Ĭ.	Ě	Ĭ.	31.	316
COMMENT																													
VAKIABLE	L1793A	ALT	, 0	4	7	-	40	02	10	* 00	005	100	4000	7000	1000	\$0000	20000	10000	400000	00000	100000	000000	000000	1000000	0000000	20000000	10000000	00000000	00000000
IS UPC	TRA	7P38 CLA	100 118	OC T	100	100	100	100	100	130	100	100	100	100	100	100	20	100	100	J 00	100	100	100	100	100	100	100	100	100
OCT VAL LHS		2			200000000	100000000	40000000	20000000	00000001	400000	2000000	1000000	400000	200000	1 00000	00004	20000	00001	4000	2000	0001	400	200	100	0,4	20	01	•	2
9 ADR	320	250	250	251	252	253	524	255	256	257	260	197	262	563	264	592	997	267	270	271	212	273	274	275	276	277	300	301	302
DM DS 9 ADR	0 13	0 13	61 0	0 13	0 13	610	0 13	0 13	0 13	0 13	0 13	0 13	0 13	0 13	0 13	0 13	0 13	0 13	610	610	0 13	0 13	£1 0	0 13	0 13	0 13	0 13	0 13	0 13
g	01	11																											
18 S FOC	3 0 352	3 0 353																											
I	0	0																											

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 65)

SEQ NO	32270 32280 32290 32300 32310	32320 32330 32340	32350 32360 32370	32380 32390 32400	32410 32420 32430	32440	32460 32470	32480 32490	32500 32510	32520	32540	32560	32580	32590	32620	32630 32640	32650	32670	32680	32700	32720	32730	32740	32760	32780	32790	32810	32820 32830	
COMMENT	CHECK READY LINE	INCREMENT ADDRESS	XUR PATN + CTR			CUNTINUE LOOP	IS STOP = 45	IF YES	IS STOP = 19	IF YES	IS STOP = 8	IF YES	15 STOP = 10	RESET CTR	٥		REMOVE ADDRESS	= CIO 134	ACOUNTY OF A COUNTY	CANAL COLLEGE					FIRST UPPER CASE CHAR	INT REG			
VARÍABLE	H21P3 VAR4 214 88 1.28P6	0,07 L20P4 KS1	L2074 L20P6 KS1	L20P6 0•12 CTR	K1 CTR OTO	120P4 STOP	=0000000132 L 22P I	L 23P 1 S T U P	=0000000046	12461	=0000000020	L26P2	=0000000024	L27P1 CTR	=0000000014 STUP	10.07	KX1	KX2 L20P5	0,12	72274 VAR4	L 20P4	VAR4	H23P5	C45	120	154	=0400000000 1 28P 6	H23P2 VAR4	
OPC	CLA STO CLC AND	CLA	STO CLA ACC	STU CDS CLA	ACD STO	1 N 2 C	SUB 1N2	TRA	SU6	1 8 F	SUB	TRA	SUB SUB	7.N.Z S.T.O	CLA STO	cos	ANC	XOR STC	cos	CLA STO	TRA	510 S10	CLA	010	010	010	XOX 1	CLA STU	
ГНЅ	12193	L21P4				12105		12201		, ,	7.777		L 22P3	L22P4								14627						12382	
OCT VAL							000000132		9400000000		000000000		920000000		*10000000		•										400000000	•	
ADR	136 073 214 021	207		020 212 101	101	015	163	911	172	251	22	270	174	304 101	100	207	040	041	212	137	210	040	143	010	120	124	176	141	
6 SO	7777	. ~ ~ .	, ₋ -	~ 7.7	777	44-	. ~ ~	2 -	7	100	1 ~ .	7 7	- 	2 2	2 0	· ! ~ !		7	- N	ך איף	7	7 ~	. ~	ر م ر	י יאי	7 2	- م بی	1 7 2	
WO	00000		000	000	000	000	000	000	30	000	000	00	- -	00	000		0	0	0	 - 0	0		0	0 0		- -	0	000	
ď	11 12 13 14	11	13	192	13	7 7 7	~ *	01	N 4	22	7 7 7	2	2	4 <u>C</u>	13	9:	۰ :	51	2	13	<u>و</u> :	2 2	1	13	5	<u>.</u> .	15	13	
ည	1 2 6 4 5 2 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	9 ~ 0	252	55.55	250	252	4 7	92	2 2	. 22	2 2 2	22	28	05 05	6 0 3	6	20	2 -	. 21	<u>.</u>	5.	9 ~	0.	22	1 20 2	2 ž	9.5	30	
S																													
15		. ~ ~ ~																					~	~ ^	~ ,		· ~ ·	- ~ ~	
Ī	00000	000	000	000	000	000	00	00	00	9 0	999	000	00	00	00	00	0	00	0	00	0 (00	0	00	00	0 0	00	000	

SEC NO		32840	32850	97880	32870	32880	32490	32900	01676	02626	32940	05621	32960	32970	32980	32990	33000	33010	33020	33030	04066	33060	33070	33080	33090	33100	33110	33120	33130	33150	33160	33170	33180	33200	33210	33220	33240	33250	33260	33210	33290	33300	33310	33320	33340	33350	33360	33370	00666	33400
COPMENT		ACAUT LINE		•		-	7 TO A P T T T T T T T T T T T T T T T T T T	DECAT ST.B MSEC.	9.6.6.9		RESET CTK	61									SET LOWER CASE FROM UPPER CASE						100	KEAUT LINE					UELAY 87.6 MSEC.				SET AND RESET DO4			RESET INT REG				RESET CIR			₩	٠		REMOVE ADDRESS
VARIABLE	410		1,23,493	1 2896	H 2 4P 3	7447	A C 40 C 1	(54	745	L28P6	CIR	=000000000=	STUP	H20P 3	1×4×	H24P1	7267	H23P5	1847	CHAR	120	VARS	154	=0200000000	17876	1747	2 4K		12424	L 2HP6	F24P4	VAK4	154	=0371000000	L28P6	124P3	=000000000=	210	25KU	1993	717	28	1,28P6		H25P1	VAK4	=0000000050	S108	L 20P5	KXI
OPC	010	ANC	7 N L	TRA	CLA	STC	T.R.	212	Š	7 N L	STO	٦,	or.	ָ פֿרָ	7 2 2	CLA	STO	CLA	STC	CLA	01C	STO	2 :	X CK	7 1 7	יו נו	֓֞֝֜֝֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	ANC ANC	INZ	18 A	ברא ברא	100	010	XOX	7 N S	STO	CLA	010	4 C	TRA	010	ANC	TEST		CLA	STO	CLA	0 S	CLA	AND
LHS					1,2393						L23P4					L24P1	:			L24P2					1 26.03	12473					12474					L2473								L75P1						
OCT VAL											-	950000000	•											00000000										371000000			020000000			140006210							00000000			
OP UM US 9 ADR	0 12	0	0 12 1	1 71 0	0 12	3	1 21 0	21 0	21 0	0	0 12 1	0	1 21 0		-	0 12	0 17 1		0 12 1	0 12 1	21 0	7 71 0	- .	710	7 7 7 7	71 0	71 0	0 12 1	0 12 1	0 12 1		1 21 0	21 0	0 12	1 21 0	30	17 0 12 173	71 0	-	71 0	21 0	٠, د	1 21 0	3 0 12 1	17 0 12 150	3 0 17 1	10	1 7 0 9	7 0 7	1 2 0 9
1M 1S S LOC	1 /	7 7	7 ~	-	7 ~	-	7 /	~ /	7	- '	- 1			- ^	- ~	. ~	7	7	7 7	7	7 7		- •	- ^	- ~	- ~	- ~	-	7 7	7		- ^	. ~	1 1	~ ;	- ~	0 7 1 202		- ~	-	7 7	~ .	_	7 1 21	0 7 1 213	7 1 21	7 1 21	17 1 2	7 1 22	7 1 22

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 67)

SEQ NO	33410	33440 33440 33450	33460 33470	33480	33500	33520	33540	33550	33570	33580	33600	33610	33620	33630	33650	33660	33680	33690	33700	33720	33730	33740	33730	33770	33780	33800	01866	33820	33840	33850	33860	33870	08866	00686	33910	33920	
COMMENT	= C10 130	SET UPPER CASE	DELAY 87.6 MSEC.	1,3,6,9			SET AND RESET DO 2			RESET INT REG	טרואו ז						BEADY 1 1NF				DELAY 87.6 MSEC.			2 THRU 9			RESET CTR		-	2		• • • • • • • • • • • • • • • • • • • •	REMUVE ADDRESS	= CIO 124			
VARIABLE	KX3 L20P5	0•12 C60 120	VARS L20P2A	154 =0511000000	L 28P 6 OCTAL		VAR4 =0000000004	210	ZERO 210	1993	- 30 C	VARS	154	=020000CC00	H25P3	VAR4	214 HB	£26P1	L28P6	H26P1	L 20P 2A	H20P3	VAR 1	=037700000	L28P6	DECIMAL	CTR	H20P3	VAK 1	#20000000054 STOP	0.07	L20P5	KXI	* X 4	L 20P 5	L20P4	
0 P C	XOX STu	CLA CLA CIC	STO	7 X C	TN2 BEGIN	CLA	STO	010	CLA C10	TRA.	4 E	STO	010	X 0 X	CLA	STO	ב עני עני	1 N Z	TRA	ברץ ברץ	TR C	CLA	STU	XOX	TN2	ш		CLA	2 :	STC STC	cos	CLA	ANC	XOX	250	TRA	
ГНS						L25P2									L25P3					L26P1.							L26P2										
OCT VAL				511000000			*000000000			14006210				200000000										377000000						000000054							
9 ADR	042	212 1 200 120	000	154 201	354	151	073	210	020	171	\$07 I	1 074	154	177	152	1 073	214	757	354	153	6.00	132	020 1	202	354	220 1	101	132	020 1	174	207	610	040	043	013	717	
S S d	~ ~	- 21 21 2 7 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2	12 1	21	12	71	21	12	- 21 21	21	7 21	71	12	12	12	12	71	2 1	2	77	21	12	121	2 2	12	7.	12	2	7	71	7		~	~	~ :	7 2	
D MO	00	000	00	00	0	0	00	0	00	0	0 0	0	0	00	0	0	0	0	9	0	0	0	0	0	0		0	0	0	0	> c	0	0	0	0	0	
do J	15	9 <mark>1</mark> 2	120	2	4	11	2 =	ĸ	2 5	0 !	· •	2	S	15	11	13	ν 4	0 4	2	21	5 0	11	2	. 5	4	0	13	~	13	7	2 4	2 ~	. •	15	13	9 2	i I
S S LOC		7 1 224			~	~	7 1 235 7 1 236	-		-						-	- -	-	-	٠.		-	٦.		-	⊣	-	11211	-	- -		• -			-		•
-	00	000		00	٥	0	00	0	o o	0	5 C	0	0	0 0	0	0	0 0	.	0	0	- 0	0	0	0	0	5	0			0 (د د			0	0	0 0	

SEC NO	33940 33940 339460 339460 339460 339460 34600 34600 346080 346080 346080	34120 34140 34140 34140 34140 34140 34140 34200 34200	34230 34230 34250 34250 34250 34270 34280 34310 34310	34330 34330 3444440 344440 344440 344440 344440 344440 344440 344440
COPHENT	CARYINGE AT RIGHT- HAND PARGIN	SET DO 1 AND RESET DC 3 RST INT 14	RST 0.0. 1	IONS REMOVE ADDRESS
VARIABLE	ITER CONTRUL H77P1 VAR4 VAR1 =0000000010 214 210 214 HB H27P2 L28P6 H27P2 H27P2 H27P2 H27P2 H27P3 VAR4 H97P3 VAR4	K 1 210 210 074 154 154 128P 1 128P 2 214 88 68 128P 2 128P 2002 210 210 214 EB L28P6 VAR4 VAR5 L28P3 L28P3	CHAK 754 775 128968 10.0.7. 776 776 776 776 776 776 777 776 777 776 777 776 776 777 776 777 776 777 776 777 776 777 77	
OPC	TYPEWRI SCLA SCLA CCLA CCLO CCLO CCLO CCLO CCLO CCLA CCLA	CCLA CCIC CCIC CCIC CCIC CCIC CCIC CCIC	STERMENT OF THE STERMENT OF TH	CCLA STC STC STC STC STC CCLA CCLA CCLA STC CCLA CCLA CCLA
LHS	L27P1	L28P1		L28P4 L28P5 L28P6A L28P6A L28P6B L28P6B
OCT VAL	010000000		070003100 120016100	070000500
OM OS 9 ADR	22222222222222		1222222	0 12 1 104 0 12 376 0 12 376 0 7 1 376 0 7 1 076 0
dO 201	305 13 305 13 306 13 306 13 307 17 311 5 311 6 311 3		, , , , , , , , , , , , , , , , , , ,	
S SI HI				

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 69)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 70)

SEC NG	35080 35090 35100 35110	35130 35140 35150 35160 35140 35180 35180	35210 35220 35220 35240 35260 35260 35280	35340 35340 35340 35340 35350 35340 35340 35340	3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	35510 35520 35520 35550 35550 35590 35590 35610 35620 35640
						,
COPMENT		SPACE UPPER CASE		1 OCTAL 2 3 4 5 5	7 0 CC PAL 1 2 2 4 4 5 5 6 6 9 9	SPACE - CNTAL OPNS TAB TAB TAB TAB TAB TAB TAB TAB TAB TAB
	00000	000000000	500000000			
VARTABLE	1720CC000 00200CC0 165C0C000 0040CCC0	00100000 00001000 00001000 10000000 01000000	103600000 0034000000 0034000000 114000000 165000000 004000000	10000000000000000000000000000000000000	00000000000000000000000000000000000000	01000000000000000000000000000000000000
OPC	100					
LHS		P 4 5				H20P2 H20P3 H20P4 H21P1 H21P2 H21P3
OCT VAL	172000000 2000000 165000000 4000000 16000000	1000000 1000000 1000000 1000000 1000000 1000000	10,3000000 16,3000000 2000000 11,000000 10,5000000 4000000 31,000000	10000000 16000000 1700000 6700000 7600000 12700000 12700000	3700000 17000000 67000000 127000000 127000000 136000000 37000000 17000000	16000000 10000 20000 200000 100000 150002670 120011270 120011270 120011270 120011270 120011270
9 ADR	50 50 51 53	6 6 6 6 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5	66 66 67 73 73 73 74 74	102	113	122 1224 1234 1330 1336 1336 1336
0P 0P 0S	2100007	2222222	222222222	222222222		
207 5			•			·

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 71)

																	٠	
	COMMENT												-					
	VARIÁBLE	12391	L23P2	L23P3	L23P5	L24P1	.12493	L24P4	12465	L25P1	L25P2	L25P3	L26P1	L27P1	L27P2	L27P3	L28P1	L28P2
	OPC	НРС	HPC	Ę	HPC	НРС												
	CHS	H23P1	H23P2	H23P3	H23P5	H24P1	H24P3	H24P4	H24P5	H25P1	H25P2	H25P3	H26P1	H27P1	H27P2	H27P3	H28P1	H28P2
	OCT VAL	120047270	120054270	120057270	120015100	120065270	120072270	120075270	120100210	120105270	120116270	120124670	120127670	120142270	120146670	120151270	120154670	120157670
	9 ADR	140	141	142	143	551	145	146	141	150	151	751	153	154	155	156	157	160
	0M 0S 9	21	21	7	71	~1	7	21	71	71	2	7	2	~1	7	71	. 21	1.2
	Ĕ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	00													4				
	700																	
٠	S.																	
	S												•					-
	Ξ																	

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 73)

SEG NO	36400 36410 36420 36430	36490 36490 36490 36490 36500	36520 36530 36530 36530 36530 36530 36530 36530 36610 36610	36630 36640 36660 36660 36680 36680 36700 36710 36710 36760 36760	36800 36800 36800 36810 36810 36810 36810 36810 36810 36910 36910 36910 36910 36910 36910 36910 36910 36910
COMMENT	BCD MODE	READ INT REG	RST INT REG	READ INT REG	NOT EQUAL - CONTINUE 1-7,11,12 RST INT REG
VARIABLE	170 CHAR VS 175	S 775 154 154 1427 3 1308 2 1308 2	H9P3 RST 154 L424 BCU LOOP H31P4 V1 H31P3 V2 L31P3 PRS MEMUKY AND DECODE LOGIC CHAR	155 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	CTK ST(iP L31P1 D1G11S 2, 3, 4 =0007700000 V5 H32P1 L32P1 L32P1 L42P3 H32P2 V1 H49P3
, D40		P. S. S. S. S. S. S. S. S. S. S. S. S. S.	₹ _	,	
LHS		13092	L30P2A		L31P4 L32P1 L32P2
OCT VAL					007700000
ADR	170 104 074 375	154 116 232 060 070 321 071	023 154 240 062 070 061 145	1154 1154 1164 1160 1160 1160 1163 1163 1163	0023 140 140 140 140 141 141 141 141 141 141
6 SQ	5 1 2 2 1 2 2 1	202762	11		**************************************
E E	0000	000000			
00,00	5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2.4.4.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2		- 52 2 4 5 7 5 5 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	
301 S SI H	0 10 0 115 0 10 0 116 0 10 0 117 0 10 0 120	222222		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	

SEC NO		36970	36980	36990	37000	01026	02076	37030	37050	00000	2000	04074	37000	27.00	37110	37120	37130	37140	37150	37160	37170	37180	37190	37.200	01776	37770	37.230	37250	37240	37270	37280	37290	37300	37310	37320	37330	37340	06816	27370	37380	37390	37400	37410	37420	37430	37440	37450	37470	37480	37490	37500	37510	37520	37330
																								•				•																										
																																												SS		2	c					•		
CUMMENT					COUT THE COL	5 T T T T T T T T T T T T T T T T T T T								RST INT RFG					7,10,11,12				1 00 1								RE SE T DO 1						KST INI KEG							RETAIN ADDRESS		REMOVE ADDRESS	L'ONE MOUNT							
CO					•	•								3 2					•			•	^								•						*		DING				•	œ		•	•							
VARIABLE	-0.77.47.000	14793	H1201		HOOM	=000000001=	V5	1.74	=0774 300000	L42P3	174	H32P4	٧1	H9P3	ZERO	774	٧5	154	20000/ 4000=	L4273	1304		210	217		1 1102	1 6703	H33P2	. 17	ZERU	210	517	11	L4293	H33P3		156	1 4293		ZERO	CTR	01.0	K 34P2	KX7	1 E E E	KKB	TEMP .	L 34P2	K34P3	KX7	TEMP	L34P3	KXB	
. 7d0	Ž	IN.	P	STO	HC P	PRS	STG	CIO	XOX	1N2	TEST PRS	CLA	STO	dOH	CLA	PRS	STO	010	X OX	7 1 7			ָ בַּבְּ) NC	1 N L	TRA	CL.A	STO	CL A	010	010	AND	TN2	CLA	200			TEST OCT	CLA	STU	CDS	CLA	ANC	310	ANG	XOX	STO	CLA	ANE	STO	CLA	ANC	۲ ۲
SH7			13793) 		1					•	L32P4								1022	1367							L33P2							1,3393				•	13461														
DCF VAL	774300000					000000110			774300000										000007 *00																						٠			:									٠	
9 408	432	1 232		-	~	,	-			1 232		990	010	1 023	020 1	1 374	1 074	154	666	-	200	200	210	217	-	•	-	190	-	-	210		1 032	1 232	010	070	620 1	232	1	1 020	~			٠.	-	1061	٠.	•		-	-	•	1 047) -
SO MO	6.1.0		0	0 15	0	0	0	0	0	0 15		91 0	0 15	91 0	0 15	0 15	0 15		 				2 .			-		0	0	0	91 0	0	0 15	0 12	0 12	2	2 -	0 15		0	0	010	0		- -			0	0	0	01.0	0	0 10	? >
à.	_	*	-	_				•	.~											-																				_	-		~	-		•	-	·	-		-	_	٠.	•
307 S SI W	0 01	0 10 0 202	0.01	0 01	0 01	0 01	0 01	0 01	0 01	0 01		0 01	o 0	0.01	0 01	0	၁ ၀	0 0	3 6	22 0 01 0		2 2			20			20	0 01	0	0 01	10	0 2	0	0 0	2 6	2 2	20	,	0 01	001	0 0	0 0	2 9			100	0 01	000	0 01	0 01	0 01	10 0 266	2 .
=	J	ں.	٠	J		,	J	٦	J	J		J	J	ن	ب	J .	ٔ	_ (•		, c	, 0	,	_				٦	_	_	_	_	_	_ `	- (_		•	J	J	_ '	J (۰ د	, c	, 0	. 0	. 0		J	J .	۰	0 0	!

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 75)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 76)

1 15 5 100 10 10 10 10	SEG NO		01196	02186	06196	04186	05186	02161	00.00	00100	06196	38210	34220	38230	05205	38250	38260	38270	38280	38290	38300	38310	18320	046.85	38350	38360	38370	38380	38390	38400	38410	38420	18430	38450	38460	38470	38480	38490	38500	01686	38530	38540	38550	38560	38570	38580	06586	98600	01096	28620	38640	38650	38660	38670	
10 0 347 1 0 15 15 15 2444444	OMMENT				3-5.11.19		TIME OCTAL MODE					RESET CHECK BIT INHIBIT				3-7,11,12					-		•		-									=15		=010000000	-			כשעע כוך										-01000000					
15 5 LOC 00		=02444444	2EK0	154	=0.160300000	1,4293	CHE	H34P9	7>	H9F3	=02	250	=041111114	ZERO	154	=0174300000	L42P3	_	_	CHAK	1 N 1 N 1 N 1 N 1 N 1 N 1 N 1 N 1 N 1 N	TASC CATAC		IAGE CONTROL TESTS	DIATE SKIP	,11,,260,,15,	H36P2	L36P2	100	1 405 H	(30t)	75.40	בנו	=00000000=	STOP	626	TEMP		741	35	PAINZ	L42P4A	CTR	× (ָּגָ ב <u>ָ</u>	-	013	210	LEND	C26	TEMP	0,11	L35P4	KS2	
15 S LOC OP DM DS 9 ADR OCT VAL 10 0 357	OPC	PRS	ADC	213	×O×	ZN1	TEST	CLA	STO	40 6	CLA CLA	၁ ၁	PRS	ADC	2	XOX	7 N.	Ď	- KA	2 5	¥ 0	X X		CAHR	IMME	ORC	CLA	ر د د	2	ב ב ב ב	1	7	STO	CLA	STO	CLA	בו פ	4 L	3	013	XOX	IN2	7	ADC	- - - -	֓֞֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	2 5	֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	CLA	ACC	STO	CDS	CLA	ADO	ĺ
15 S LGC	LHS						•	L34P9												13167	24167	K34F2		•	•		L35P2	H36P2		134.01								1.3573			L35P4		L 36P1												į
11 S S LOC OP DH DS 9 10 0 347	OCT VAL	24444444			160300000						200000002		411111140			174300000			120130110									150147510		011041031	211241271			00000000		•																			
15 S LOC 0 0 354 1 1 1 0 0 355 1 1 1 1 0 0 355 1 1 1 1 1 0 0 355 1 1 1 1 1 1 0 0 355 1 1 1 1 1 1 0 0 355 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	9 SO MO	91 0	0 15 1	0 15	0 15	1 51 0		0 15	0 15 1	0 15 1	51 0	0 15	\$1 0	0 15 1	S1 0	51 0	1 51 0	<u>.</u>		1 2 2	2 4	510	Ì.			51 0	51.0	2				0 15	0 15 1	910	1 51 0	1 51 0	1 51 0	1 2 1 2		0 15	91 0	0 15	0 15 1	7 51 0					0 15 1	0 15 1	0 15 1	11 0	0 11 27	1 0	;
	15 5 100 0	10 0 347	10 0 350	10 0 351	10 0 352 1	10 0 353		10 0 354 1	10 0 355 1	10 0 356	10.0357	10 0 360	196 0 01	10 0 362	10 0 363	10 0 364	10 0 365	996 0 01	2000	126 0 01	100031	10 0 373	·			11 0 260	1 0 2 0 11		1 0 242	707 0 11	11 0 263 1	11 0 264	11 0 265 1	11 0 266 1	11 0 267 1	11 0 270 11	1 1/2 0 11	1 0 2/2 0 11	11 0 274	11 0 275	11 0 276 1	11 0 277	11.0 300	108 0 11	202 0 11	1 700 0 11	11 0 305	90% 0 11	11 0 307	11 0 310	11 0 311	11 0 312	11 0 313.	11 0 314	

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 77)

SEO NO	38680 38690 38700 38710 38720 38730 38750	38170 38170 38170 388740 38870 38880 38880 38880 38880 38880 38880 38880 38880 38880 38880 38880 38880 38880 38880 38880	38960 38960 38990 39000 39010 39050 39050 39050 39060 39110 39110 39110 39110 39110 39110 39110 39110 39110	39230 39240
		•		
COMMENT	RST INT REG CONTINUE IN LOOP IS STOP = 12	RST CTR =3 =410CC0000	#610C00000 SET DO 1 RST DO 1 =010C00000	
VARIABLE	L35P4 0, 15 H9P3 CTR STUP L35P3 STOP = 0000000030	L 37P1 L 37P4 CTR = 0000000006 STOP C9 TEMP L 35P3 AFFER PRINT H 37P5 V 1 H 37P4 V 2 CTR CTR L 35P1 P 4 1 N 1 H 3 N 2 ERO CTR P 4 5 P 1	200000030 210P CHAR TEMP 160 160 160 210 2210 2210 2210 2210 221	CTR STOP L37P2
OPC	STO CODS COLA SUB TNZ COLA	IMMEDIAT IMMEDIAT STO CLA STO CLA STO CLA STO CLA STO CLA STO CLA STO CLA STO CLA STO CLA MOP	2010 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	CLA SUB TN2
LHS	L36P2 L36P3	L36P4 L37P1 L42P4A K35P4	L37P2 L37P2 L37P4 L37P4	L38P1
OCT VAL	0€0000000	9000000000	0 £ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ADR	276 215 215 023 101 100 272 100 100 100	334 101 101 100 100 100 100 070 070 071 071	347 100 100 100 100 100 100 100 100 100 10	101 100 004
0 S O	122223	2 22222 2222222		200
E		0 000000 00000000	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	000
0 40	507047	4 113 113 4 113 4 113 113 113 113 113 11		22
301 S	0 315 0 316 0 317 0 321 0 322 0 323	0 000000 00000000	3 5 5 5 5 3 5 5 5 6 6 6 6 6 6 6 6 6 6 6	
S				
Ξ	0000000	0 000000 00000000		000

SEC NO	39250 39270 39270 39280 39280 39300 39310 39330	39350 39380 39380 39380 39460 39460 39460 39460 39460 39500 39510 39510 39510 39510	39560 39570 39570 39570 39590 39650 39650 39660 39670 39770 39770 39770 39770
COMMENT	=12 =2FRO =3 =71GCOGGO	AUTOMATIC CARRIAGE SKIP AND PRINTER HEADY LINE CHECK CLA H884 CLA LENO STC VAR5 CLA = GOUCGOOILO DU 3 CARR BUSY CLA = GOUCGOOILO DO 6 CHANNEL 12 INDICATOR CIU 210 CLO 214 CLO 210 CLO 214 TNZ L39P1 TNZ L39P1 TNZ L39P1 CLA H39P1 CLA H39P1 CLA H39P1 CLA CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLA CLO 210 CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLA CLO 210 CLO	RESET OGL, DO3 GENERATED TRANSFER L, 2, 6, 8, 14 RST INT REG SET BCD MODE
VARIABLE	510P =0000000030 L38P4 CTR =0000CCC006 51UP C38 TEMP L37P2	MARIC CARRIAGE SKIP A HABPA VI ZENO VARS =000C000110 210 210 214 KI LA9P1 LAPP1 LA9P1 LAP1 LA9P1 LA	H39P2 V1 V4 V4 Z10 Z10 L42P3 H39P3 V4 Z14 K1 L42P3 H39P4 V1 X1 X6R0 V1 X6R0 V1 X6R0 V1 X6R0 V1 X6R0 V1 X6R0 V1 X6R0 V1 X6P0 V1 V1 V1 V1 V1 V1 V1 V2 V4 V1 V1 V1 V1 V1 V1 V1 V1 V1 V1 V1 V1 V1
OPC	CLA SUB TNZ STC CLA STC CLA STC TRA	AUTOR CCLA STC CCLO CCLO CCLO CCLO CCLO CCLO	CCLA SYTU SYTU CCLA CCLA CCLA CCLA CCLA CCLA CCLA CCL
LHS	L38P2 L38P3	138P4	L39P2A L39P3A L39P3A L39P4
OCT VAL .	900000000	000000110	912020000
ADR	100 347 046 101 350 100 152 076	2000 0000 0000 0000 0000 0000 0000 000	100 2010 2010 2010 2010 2010 2010 2010
6 SU	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		
E S	00000000		
à	12 4 2 1 1 2 4 2 1 1 1 1 1 1 1 1 1 1 1 1		ZEEZ200224ZE024 ZE024 ZE02
18 8 100	10 1 35 10 1 36 10 1 40 10 1 41 10 1 42 10 1 43 10 1 44		10 1 73 10 1 73 10 1 73 10 1 73 10 1 73 10 10 10 10 10 10 10 10 10 10 10 10 10
Ξ	00000000		000000000000000000000000000000000000000

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 79)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 80)

SEC NO	00000000000000000000000000000000000000	40560 40570 405980 40600 40610 40620 40630	40640 40640 40640 40640 40710 40712
COMMENT	. =	TO ROUTINE 6	
VARIABLE	H42P1 V1 = 100000000004 = 100000000004 = 100 = 1000000000000000000000000000000	L459L R RUUTINE 776 776 VAR2 VAR2 FEMP1 FEMP1 PATN3	L2993 L2994 L3091 L3194 L3294 L3294 L3294 L3494 L3494 L3499 L3499 L3499 L3499 L3499 L3499 L3499 L3499 L3499 L3499
OPC	60.4 570.0 60.4 60.6 60.6 60.6 60.6 60.6 60.6 6	TAME TO ERROR STO CLA TRA TRA TRA	
LHS	14291	L42P3	12.2 pp 4 11.2 pp 4 11.2 pp 4 11.2 pp 4 11.3 pp 1 11.3 1 1 pp
OCT VAL	\$25,300000	095000091	150033100 150040100 150044500 150045500 150062500 150101500 150101500 150101500 150101500 150101500 150101500 150101500 15010100 15010100 150014700 150014700 150044700 150044700 150044700
9 ADR	1114 277 277 277 277 200 200 100 100 100 110 110 110 110 110	1 376 1 376 1 376 1 077 1 077 2 245	55 57 66 66 67 67 67 67 77 77 77 77 77 77 77
SO	22222222222222222	55555555	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
ä	000000000000000000000000000000000000000	0000000	000000000000000000000000000000000000000
0 40	FE C C C C C C C C C C C C C C C C C C C	13 13 13 15 15 15 15 15 15 15 15 15 15 15 15 15	
707	2007 210 211 212 213 214 215 220 221 222 223 223 223 223	233 233 233 234 240 240	
S L			
			•

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 81)

VARIABLE

OCT VAL

IM 15 S LOC

H41P1 H41P2 H41P3 H42P1 H42P2

SEQ NO		01015	02015	02017		0.07.5	05017	09015	02017	00017	007	06017	00115	01117	06117	7711	06114	04714	41150	09117	02117		1071#	05115	41200	41210	41220	06217	06314	14214	41250	41260	41270	08217	2021	06214	00614	41310	41320	01117	_	05617		19614	01814	41380	0617	00117	01414	41420	41430	34514	2514	09414	41470		08414	76414 16414	-	01515	41520	01530	04514		06714	
COPPENT		A PRIR	£	U	، د	: 1	ن	u.	ٯ	1	: -		7	¥	-	. 3	E à	Z	0	2	9	2		7 •	-	>	>		: 14	. ;	> 1	7	1 800	~	, -	٠,	•	'n	•	~		. 0	٠ د		SPUL LHAKS																					
VARIABLE		01430000	624 3CC000	6 34 300000	444 10000	000000	1000-16-60	020204 \$99	6743CC0C0	104 300000	000001414	000000000000000000000000000000000000000	000001717	474 300000	4 14 10 0000	444 100000	0000000000	077706	000000	474300000	104 300000	>14300000	224 100,000	000000	0000000	244 100000	254 100000	264300000	7.4.300000	000000	000000000	000006016	014300000	02430000	000000	000000000	000000000000000000000000000000000000000	020008	000000 790	014 300000	104 300000	114300000	124 300000	34 400000	000006761	000006702	000006-12	3 34 300000	404 300000	534300000	604300000	134300000	0000000	144300000	154300000	164300000	174300000	3.24.300000	000000000000000000000000000000000000000	000000	354 300000	364300000	374300000	524 300000	544300000))))) \ P.P.S
LMS CPC		PAINI	ຼີ	. . 0	ינו			- - -	100	100	100	5 5	100	100	100	1,00	5 5	 د ر	֭֓֞֝֟֝֓֓֓֟֝֓֓֓֓֓֓֓֓֓֓֓֓֟֝֓֓֓֓֓֓֡֓֓֓֟֓֓֓֓֡֓֡֓֡֓֡֓֡	100	50	100	<u>-</u>		100	200	100	20	100			200	100	20	1,00			ָרָבְי מר	100	- 20	001	100	100	35	3 5	3:	ָּבְיּבְּיִבְּיִבְּיִבְּיִבְּיִבְּיִבְּיִ	100		9C1	130	20	130	120	100	100	130		55		100	100	100	110	֓֞֞֞֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	5
CCT VAL	000000000000000000000000000000000000000	000005 -10	000000	634300000	. 64430000	65430000	444	000000	9 7 4 3 0 0 0 0 0	704300000	714300000	414	000000000000000000000000000000000000000	0000006 \$7\$	434300000	444300000	454 300000	000000	000000000000000000000000000000000000000	000006	204 300000	514300000	224300000	234 300000	000000	000006	254 3000000	264300000	274300000	00000 TOE	000000000000000000000000000000000000000	000006016	14300000	24300000	34.100000	000000 74		000008	94300000	74300000	104 300000	114300000	124300000	1 34 300000	000006706	000000000000000000000000000000000000000	000006 517	334300000	*04 300000	534300000	604 300000	734300000	4300000	144300000	154300000	164300000	174300000	324 300000	0000000	000000	324300000	364300000	374300000	524 400000	544300000	22222
UP OF 05 9 ACR	-	-	<u>.</u>	-	0 15 121	0 11 122		2 :	12	15	_	-	• •	-	C 15 131	0 15 132	_		• •	<u>.</u>	-	0 15 137	0 15 140	171 51 0		•	-	991 51 0	0 15 145			-	1 2	0 15 151	0 15 152			-	15	0 15 156	0 15 157	0 15 160	1 51		-	101	•	•			_	51	2	1 51	15 1	15.	12	-		2	2 51	51	0 15 203	<u>.</u>		***
001 S SI WI	•																																																					,								•				

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 83)

SEG NO	41580	41590	41600	01915	41620	41630	41640	41650	41660	41670	41680	41690	41700	01/15	07/14	00.14	05/17	41760	41770	41780	41790	00814	00014	01014	41820	05014	04014	41860	41870	41880	0814	41900	41910	41920	41930	41940	41950	41960	0/614	0861*	06614	00074	01024	02024	42040	01071
																I MMED. SKIP												SPACE																		
COMMENT							END BCD	. 0 OCTAL	-	~	m	•	5	•		CHAR	2 •	•	ru	٠,	۰ م	- ‹	3 0 (σ.	≘:	Ξ:		I INMED.	۰,	CHANNEL		- •	٧,	•	ī.	•	~	60	•	<u> </u>	=	12	,		?	m
						•																																								
VARIABLE	564300000	574300000	724300000	744300000	754 300000	164 300000	774300000	124300000	130300000	120300000	134300000	160300000	174300000	164300000	170300000	012100000	022100000	000001960	042100000	000001950	000001990	000001710	102100000	116100000	126100000	132100000	146100000	000001914	00000197	432100000		000001719	000001779	0900001989	656100000	000001999	672100000	702100000	716100000	726100000	132100000	146100000	AFTER PRINT	216100000	226100000	232100000
OPC	100	I DO	100	110			100	100	100	100	DCT	DCT	100	DCT	120	DCT	200	֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	100	֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	100	2)C1	<u></u>	100	ב ב	OCT	בַּי	2	OCT ACT		100	- ;		120	2	5	2	201	100	100	100	E.)CI	100	130
LHS	0					, _		PATNA	_		J		J	•	_	PATN2 C				,			0	•	•		0	0	,	. •		PATN3	,		, .		, 0	J	•		Ü	_	•	<u> </u>	_	_
OCT VAL	564300000	574300000	724300000	14430000	754 100000	764 200000	774300000	124300000	130300000	120300000	134300000	160300000	174300000	164300000	170300000	12100000	22100000	00000196	42100000	00000196	00000199	12100000	102100000	116100000	126100000	132100000	146100000	000001914	000001924	432100000		912100000	000001229	636100000	92610000	000001969	672100000	102100000	716100000	126100000	732100000	146100000		216100000	226100000	232100000
9 ADR	207	210	211	212	213	110	215	216	217	220	221	222	223	224	225	226	227	730	231	767	233	234	235	236	237	240	241	242	243	544		245	246	247	25.	252	253	254	255	256	257	260		797	262	593
OP DN DS	51 0	0 15	51 0		5	2 .	0 15	51.0	0 15	0 15	0 15	0 15	0 15	91 0	0 15	0 15	0 15	C 10	0 15	\$1 o	0 15	0 15	0 15	0 15	0 15	0 15	0 15	0 15	0 15	91 0		0 15	0 15	57 0	510	2 -	25	0 15	0 15	0 15	0 15	0 15		0 15	0 15	C 15
S LOC																																							•							

SEC NC	42060	42010	42080	42090	42100	42110	42120	42130	42140	42150	42160	42170	08124	06174	0.224	01775	42220	4 22 90	05775	05274	09274	42270	42280	06224	0155	01624	02634	08624	0.65	0777	42370	42380	42390	42400	45410
COMMENT	TRUCTIONS			•																				-			-	INSTRUCTION		REMOVE ADDRESS			KEEP ADDRESS	•	
VAKIABLE	ORIGINAL INSTRUCTIONS	2.	No. CH	0.10	K3121	TEMP	13161	1161	13191	2415	LEMP	13122	LIPIC	13122	1110	K 35P4	TEMP	1.3594	LIPIC	L35P4	0.10	K37P3	LEND	L37P3	14322	L37P3	HRTRN	SYLLABLE 1	776	KXI	TEMPI	TEMP	KX6	TEMP I	176
OPC	RESTURE STO	9 7	STC	CDS	CLA	STC	A 10	TRA.	510	CLA	STC	CLA	TRA.	STC	CCS	CLA	STC	Ct.A	TRA.	STC	CDS	CLA	STO	CLA	TRA	STO	HCP	RESTORE	STC	ANC	STO	נ ר	ANE	XOR	d DH
LHS	14361																										•	•	L43P2						
OCT VAL				,				160000360					160000360			-			160000360																
UP OF DS 9 ADR	-	-	_			7 01 0		0 10			7 01 0	010		010	16 0 11 211	17 0 11 344	13 C 11 1 076	11 0	00 0 11 345	11 0	010		01 0	01 0	10 0 10 1 275	0	0 0 10 1 103		-	_	13 0 10 1 077	_	-	120 1 01 0 51	0 0 10 1 376
18 \$ 100	_	_	_	_	_	-	_	_	_	_	-		_	_	_	_	-	_	-	_	_	÷	-	_	-	10 1 273	-		_	-	10 1 277	-	٦,		

SEC NO	42430	42440	42450	09474	42480	42490	42500	4.2510	42520	42530	04674	06624	42570	42580	45290	42600	07974	42630	45640	42650	42660	0/974	42690	42700	42710	42720	42730	42750	42760	42770	42780	42800	42810	42820	42840	42850	42860	0.824	42890	42900	42910	42920	42930	42940	42950	02627	42980	42990	
	•							٠																																									
COMMENT		CALCOMP DIGITAL INCREMENTAL PLOTTER						·						PEN	DELAY 0.11 SEC			0=				CARR RIGHT						LUMEN PEN	•			•		DRUM DOWN			CHECK READY									CARR LEFT			
VARIABLE	BEGINNING OF ROUTINE SIX	ISE CALCOMP DIGITAL	, 11, 1, , , 15,	LCR6	14572	L 30# LA	1477	14502	H45P2	VARI	HSCP 1	12067	VAR	150	147918	517	K2	77.77	KMAKMA	400003774	4000017.74	144	L47P3	*17	0000000	L45P3A	K2	150	214	¥2	L45P3A	KMAXPA	000001774	140	ZERO	***	¥2.	145938	776	- LT - LT - LT - LT - LT - LT - LT - LT	0 4	TURE	H95P1	14723	KMAXP	144	14794	000000776	
OPC	BEGIN	EXERCISE	ORG	CLA	- F	72.	TRA	HPC	CLA	STC	CLA	S E	2 .	010	TRA	CIC	J P	74.5	C P	100	100	C I O	TRA	֓֞֜֜֝֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֓֓֓֓֓֓֓֡֓֡֓֡	DCT	1 N Z	CLA	בום נום	4 X Z	ANC	1N2	CLA		010	CL.A	ב כוני	AND	TNZ	STC	STC	נוגא ניני	3 4		TRA	CLA	213	TRA	4 L	
LHS	•			L45P1			ALGORIA	H45P2	L45P2			140SH								KMAXMA	KMAXM				2		L45P3					2	K M M M M M M M M M M M M M M M M M M M						L45P3A					145038	14564			14575	L L
OCT VAL							00040001	150002110				11000011								400003114	4000001				•							;	3174															71.6	-
OP UM DS 9 ADR			610	15 1	1 51 0	- ·	<u>•</u>	0 15	21 0 7	15 1	2 0 15	510	- -	1 5 1	0 15 1	0 15	910	13 0 15 1 043		2 2		51 o	10 0 15 1 264	\$12 510 5	2 2 2	1 51 0	61 0	0 15	5 0 15 1 126	51 0	-	51 0	0 15 272	0 15	0 15 1	 o .		0 15 1	3 0 15 1	3 0 15 1	1 51 0	1 41 0 6	- c		200	5 0 15	0 15 1	17 0 15 273	
IN IS S LOC				0 111 0	-	- -		:-	111	0 11 1 6	1 11			0 11 1 12	1111	1 1	7	 		•	-	11	0 11 1 22	- - -	- :	11 1 2	11 1 2	7 1 1	 		0 11 1 33		- ~	1 11	1	 = :	1 1 0	=	- -	1 1	 = :	- .	 - :	- -	- -	 : =	- :	 	

SEC NO	43000	43010	43020	43030	43050	43060	43010	43080	43040	43100	01164	02164	05164	43150	43160	43170	43180	43190	43200	4 3210	02264	05264	04324	43260	43270	43280	43290	43300	43310	43320	43330	43350	43360	43370	43380	06964	43410	43420	43430	43440	43450	43460	0.484	08464	43500	43510	43520	43530	43540	04464	7
COMMENT	DRUM DOWN		CARR RIGHT			DRUM UP		CAKK KICHI		d: Vitao		CARR LEFT			CARR RIGHT			NEDG WOXO			dil Miles					RAISE PEN	CARR RIGHT		4100 mied						LCMER PEN	ULLAT U.11 SEC		DELAY 110 MSEC.									CHECK READY			CARR RIGHT	
VARÍABLE	140	40000C 2 2 4	144	L47P5	T T	140	KHR - 44	7 7 2 0 5	KE Y Y	140	KMAXP	144	14794	KMAXM	144	1477	TX 0 1 1	051	7027	Z V X	140	ZERO	144	L47P4	12	150	T .	144	7.07.0	27.	ZERU	741	L47P5	×2	150	147910	111	=0000002466	- X -	L47P1A	121	14761		H47P2	1,4702	VARZ	214	K2	14070A	77	
OPC	010	100	213	TRA	۲. د ۲	210	ָרָאַ טריי	701	4 4	ננ	CLA	212	TRA	CL A	213	4 ·	ָרָאַ ניי	֓֞֞֞֜֜֞֜֞֜֜֞֜֞֜֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֓֓֓֓֞֜֜֓֓֡֓֡֓֡֓֡	188	٥	CIC	CL A	CIC	TRA	CLA	ာ (၁၂	۲. د ۲.		q <	֓֞֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	7 P	010	TRA	۲,) • 	RA	STC	CLA	SUB	7 N L	<u> </u>	נר פר	1 1) Y	HPC	STC	213	ANC	2 5	ָ בַּ	;
LHS		¥			14957				14692	1				L46P3		70771	1011			14695	1				L46P6				14407	- 101				14771			L47P18		L47PIA		210671	77.4	-		H47P2					74117	
OCT VAL		4000004																																				997200000				160061210	016160061		150061310						
ADR	140	274	144	927	274	0 41	747	276	267	140	272	7 7 7	112	267	144	7,7	2 7	77	771	26.7	140	020	144	271	032	150	* :	•	017	7	050	77	576	270	250	133	377	366	032	130	311	275	010	276	276	110	214	270	543	77	,
σ				-				-	4				-			-	_		-	•		-	_	-	-	_	_	•	-		-		-	_	-	-		_	-	 .	-		-	-		-		•	-		
0.5	15	:	15	5	<u>.</u>	<u> </u>	2	2	5	15	-	15	1.5	<u> </u>	2	2 2	-	7		2	:2	15	15	.5	15	2	1	-	ב ה	2	2:	1.5	2	5	2 -	2	1.5	15	5	2	<u> </u>	7	7 -	2 .	15	15	15	15	2 :	5 5	•
¥:	00	ပ	0	0	5	> c	9 0	C	ပ	0	ပ	0	0	0	၁	9 0	ه د) C	0	0	0	0	0	0	0	0	0	.	o c	o c	0	0	0	0	9 0	9	0	0	0	ပ	o c	o c	ه د	0	0	0	ပ	0	o 0	9 0	,
3	5 1		ď	0 !	<u> </u>			0	-	s	17	2	01	۲	٠ -		- '	ى -		2	5	1.1	S	01	11	5	۲	٠.	2 -		` _	S	0.7	17	^ =	20	-	11	7	4 (2	-		1	•	13	5	•	•	٠.	
רמכ	56		9	19	79	6 4	6 5	99	29	2	Ξ	12	23	2;	£ 2	2 7	- 0	201	102	103	104	105	106	101	110	= :	112	113	* I I	217	117	120	121	122	521	125	126	121	130	131	132	661	-	135	١	136	137	140	141	241	
S																																-	-	-			-	-	 .	-		-	-	-	•	-	-	- -	- -		1
15	===	;	=	= :	= :	= =	: =	=	: =	=	Ξ	Ξ	=	Ξ:	= =	: =	: =	: =	Ξ	=	7	1	7	Ξ	=	= :	= :	= =	=	: =	: =	Ξ	=	= :	= :	==	1	Ξ	= :	= :	= :	7		=				= :			
I	00	•	ပ	0	0) C	0	0	0	0	0	0	0	0 0	-	· c	0	0	0	0	0	0	0	0	0	ပ	0	o c	-) C	0	0	0	0	o c	9 0	0	0	0	0 (5	>	c	0)	0	0	0 (ه د	5 C	,

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 87)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 88)

SEC NO	07177	07177	05155	00144		00177	00677	00254	01755	07755	44530	05255	44250	09255	0/244	08744	06.344	00644	0.677	01544	0000	06644	01677	06644	00000	01644	0000	04544	01444	07111	02777	05444	05777	06444	02 4 4 4 7 0	0444	00444	06444	44500	01644	07544	74930
COMMENT	CALM UP 2	CARR RIGHT 2	T T T T T T T T T T T T T T T T T T T	Extin up 2	•	CARR LFFT 2										424 DECTMAI		GENERATED TRANSFER					DELAY 3, 76 SEC.					DELAY 1.88 SFC.					DELAY . 94 SEC.					LATT COD BEADY	TON MEADI			
VAKTABLE	041	144	14861	=04cccocoo4	140	K2 .	144	CTR		CTR	1 486 1	14801		150	14861	K324	144		1.4891	1.5001	.11.1.26415.	776	=0000131002	X 1	1.47934	776	116	=0000054402	K.	L47P4A	176	116	=00CCC26202	Kl	L47P5A	176	176	216	K2	21	116	
OPC	212	CIC	TRA	CLA	213	CLA	210	دره	SUE	STO	1W.	TRA	CLA	CIC	TRA	CLA	213	FRASS	TRA	TRA.	ORG	STC	CLA	SUB	ZNI	HOP	STC	CLA	SUB	7N1	함	STO	CLA	SUB	TN2	₩ E	STC	010	ANC	TN.	HCP	į
LHS																						L47P3		L47P3A			L47P4		L47P4A			L47P5		L47P5A			L48P1					
OCT VAL				400000004																011000011	•		200131000					000054402					000056202									
UP DF DS 9 ACR	2 0 15 140	5 0 15 144	10 0 15 1 303		5 0 15 140			_	2 0 15 1 032		_			5 0 15 150		C 15 1	c 15	-	0 15 1	0 15			s 1 o			0 0 15 1 376		c 15			-	13 0 15 1 376		2 0 15 1 032	4 0 15 1 300	0 0 15 1 376	13 0 15 1 376	5 0 15 214	6. 0.15 270	4 0 15 1 304	0 0 15 1 376	1
18 8 100	11 1 235	11 1 236	11 1 237	11 1 240	11 1 241	11 1 242	11 1 243	11 1 244	11 1 245	11 1 246	11 1 247	11 1 250	11 1 251	11 1 252	11 1 253	11 1 254	11 1 255	11 1 256	11 1 260	11 1 261	11 1 264	11 1 264	11 1 265	11 1 266	11 1 267	11 1 270	11 1 271	11 1 272	11 1 273	11 1 274	11 1 275	11 1 276	11 1 277	11 1 300	-	-	-	_	11 1 305	-	-	•

SEG NO	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	44444444444444444444444444444444444444	444770 444770 444770 444810 444810 444810 444810 444810 444810 444910 444910 444910 444910 444910 444910 444910 444910 444910	45000 45010 45010 45030 45040 45040 45040 45040 45040 45100
COMMENT	10 AND 124	CARR RIN Tab	CLA = 2000CC0000 SET BLACK RIBBON CLA = 2000CC0000 SET BLACK RIBBON CLA = 1000C0000020 SSTC STOP CLA KLI TRA* L98P4 CARR RTN TRA* L92P1 TAB CLA = 0000000020 STO STOP CLA KL2 TRA* L98P4 INDEX TRA* L98P4 INDEX TRA* L98P4 CARR RTN TRA* L98P5 INDEX TRA* L98P5 INDEX TRA* L98P5 INDEX TRA* L98P5 INDEX TRA* L98P5 INDEX TRA* L98P5 INDEX TRA* L98P5 INDEX TRA* L98P5 INDEX TRA* L98P5 INDEX TRA* L98P5 INDEX TRA* L98P5 INDEX TRA* L98P5 INDEX TRA* L98P5 INDEX TRA* L98P5 INDEX TRA* L98P5 INDEX TRA* L98P5 INDEX TRA* L98P1 SPACE SPACE TRA* L98P1 SPACE TRA* L98P1 SPACE TRA* L98P1 SPACE TRA* L98P1 SPACE TRA* L98P1 SPACE TRA* L98P1 SPACE TRA* L98P1 SPACE TRA* L98P1 SPACE	TYPE LINE 4 CARR RTN INDEX TAB TYPE IST PART LINE 5
VARIABLE	NNING OF ROUTING CISE TYPEWRITER LERY LERY LEOPI LEOPI LEPI RICHI MARGIN BE	7 A B B T B T B B T B B T B B T B B T B B T B B T B B T B B T B B T B B T B T B B T B B T B B T B B T B B T B B T B B T B B T B B T B B T B T B B T B B T B B T B B T B B T B B T B B T B T B B T B	TNA CLA CLA = CC CC CC CC CC CLA = CC CC CC CC CC CC CC CC CC CC CC CC	L 52 P L 52 P L 1 S P L 1 S P L 1 S P L 1 S P P L 52 P L 5
000		•	102 102 103 103 103 103 103 103 103 103	TRA CLA STC CLA TRA TRA TRA TRA TRA TRA TRA TRA TRA TR
LHS	1,5001		L50P3	. LS1P2
OCT VAL	130007000	160064760	200000000 000000020 160065160 160070360 000000020 160065160 160065160 160065160 160065160 160065160 160065160 160065160	107 107 108
AOR	260 062 012 136 346	234 244 254 254 266 300 307 107 214	0014 1350 1351 1351 1351 1352 1355 1355 1355	107 100 007 352 353 107 100 100 352
0P 0M 0S 9	17 0 11 14 C 11 1 0 00 0 0 11	7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7	
	32 - 1		116 222 222 222 222 223 224 224 224 224 224	10 45 10 0 10 46 17 0 10 0 10 0 17 0 17 0 17 0 17 0 17
s רככ	00000			100 000 000 000 000 000 000 000 000 000
2	=====	=======================================		A
ī		000000000	00000000000000000000000000000000000000	60 60 60 61 61 61 61 61
			•	Figu
				V-7-339

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 91)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 92)

SEC NO	46190	46200	01795	46230	46240	46250	46270	46280	46290	46310	46320	46330	46350	46360	46370	46380	46400	46410	46420	46440	46450	46460	01494	06494	•		46500	46520	46530	46540		46550	46560	46570	46580	46600	46610	46620	46630	46640	46660	46670	46680	06994	46700	
COMMENT		1ST 61611 = 2		± 11		TEN					IMMED SKIP CH 11																II =7 HD AINS DENNI						SKIP AFTER PRINT CH 2-11			CHECK PRINTER READY										
VARÍABLE	=0000015	20000=	PGNR	=0000013	LOUPZG	=0000013	L60P2H	774	גו	2	=013	160	PGNR	L 60P 2U	- 0000013	**2	=0000012	10000=	774	214	KI	0-5 0CN0	=0000001	12		911	1.6093	TEMP	=0000000	12		90=	160	1003	214		L60P3 .	KA	CTR1	Tal	4.00	L60P3A	KSI	L60P3A	0.00 0.00	<u>:</u>
OPC	CLA	PRS	CLA	SUB	710	SUB	I	8 C	ANC	TNZ	CLA 5:5	1 L	CLA	TRA	CLA Sign	2N1	CLA	XOR 1	PRS	213	ANC	TNZ	ACC	SHL		913	TRA	CLA	ACC	SHL		XOR	CIC	T S	כנט	ANC	TN2	PRS	٥,٩	710	CES	CLA	ACC	STC	35	ڊ ڏ
LHS		L60P2C											L60P2E		124097				160926									L60P2H							1,6003			L60P3A								
OCT VAL	000015000	2000		000013000		000015000					130000000				000010000		000010000	00001000					000000000						00000000			000000009														
ACR	250	375	100	251	076	100	123	214	C32	073	252	133	C01	693	100		100	253	374	214	032	115	000		040	9 6	133	920	254	ó	040	255	160		214	032	133	015		0 0	204	136	036	136	507	•
6 50	ar u	2.	S	, ,		Š	2		· ·	2	ı,	2	2	.	יי ח	2 1	S.	ru		, v	2	~ ·			s	r 4	2,	. 5	S	u	, 10	ż	'n.	~ ·	, r.	2 1	2	s o		- ∩ u	١ 🖈	•	4	•	- -	١
X	0 0	, o	0	0	0	0	0	0 0	, 0	ပ	0 0	.	0	0 0	,		0	0 6	, 0	0	0	0 0	, 0	,	0	5 C	0	. 0	0	•	, _U	0	ပ	5 6	, 0	0	ပ	, ن	0 (,	, _U	0	ပ	Ç,	٥ د	•
0 00	17	: -	11	~ :	<u> </u>	2	*	ى ــ	ه ۱	4	~1	01	11	2:	- ~	4	2	2 2	-	ś	9	4 -			9:	9 4	, 0	-	1	ž	9	. 5	ن .	<u>-</u> د		•	•	- :		٠.	91	7	~	<u> </u>	9 -	:
207 S	1 61																					114 115			1117	121	-	1 123	_	30	1 126	1 127									1 142					
15	4 4	•	4	4.	* *	4	4	4.4	4	4	•	f 4	4	•	7	4	4	4 4	4	•	4	4 4	•		4	• 4	4	4	4	•	*	4	•	•	4	•	4	4	•	• •	*	4	4	•	•	*
Ξ	00	0	O	0	0	0	0	0 0	0	0	0	0	0	0	9 0	ပ	0 (0	0	0	0	00	0	,	0	> c	0	0	0	c	ပ	0	0	9 0	9 0	0	ပ	0	0	ם כ	0	0	0	0	0 0	,

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 93)

SEO NC	41210	47280	06274	016.25	47320	47330	97340	47360	47370	47380	06614	47410	47420	47430	47450	47460	01414	47480	064/4	47510	47520	47530	47550	47560	47570	47590	47600	01925	47620	47640	47650	47680	06925	67700	47720	47730	47740	47750	47770	47780	47790	47810	47820	47830
COPMENT	= CLA C(LA + CTR3)		REMOVE ADDRESS				RETAIN ACURESS	PRS INSTRUCTION		COMMINE ADDRESS AND OP CODE		-									11 #		IMMED SKIP CH 12						17=		SKIP AFILK PRINT CH 1		SET OCTAL MODE	LOAD BUTTERS										
VAPIABLE	CT43 TEMP	L6193A	. KX1	TEMP	L61P3A	r. A K. Y. K	1 EMP	L60P3A	KX I	L60P3A	776	L.A.	* C * X	ж 8	Ý.	Š.;	י ע א	. U	Ž	PGNR	=0000013	L62P2	+10=	091	• 12 Y	~-	16295	PGNR	L62P3	L62P5	=061 160	ວ	164	ZERO	KJ+1	ZEKO	KJ+2	E+F3	ZERO .	4+FX	ZEKC K.1+5	ZENG	4J+6	ZERO
CPC	ACC	CLA	ANC	X CX	2 .	r V	STC	CLA	ANC	STC	HOP	CLA	P. 8. 8	PRS	PRS	PRS	200	P.8.5	PRS	CLA	1206	1 N Z	CLA	213	ANC	INZ	TRA	CLA CLA	30C TN2	TRA	010 C10	PRINT	010	ACC	PRS	ACC	PRS	PRC	ACC	PR.	PRS	ADC	PRS	ACC
SH7					141034	LOIFJA						K61P3A	LA							16291	•							16292			16293	•	16285											
CCT VAL																					0008 10000		140000000					00055000			000000019													
OP DP DS 4 ADR	7 C 4 1 102 13 0 4 1 076	4	ن و	.	n ~	0 9	7 0	• •		4	7 7 0			0	0 0	n a	o c	, w	\$ 0	O (· ·		\$ 0	ъ u	0	1 5 0	 		0 0	7 5 0	17 0 5 265 5 0 5 160		5 0 5 164	· · ·	0 2	- C		• •	0 5 1	, د د د د		1 5 0	_	· ·
1M 1S S LOC	0 4 1 237	4	.	 5 \		4	7	- -	. 4	4	7	4 4	4	-	.	• •	- 4	. 4	4		* 4	. 4	4	- -	4	*	4	- -	• •	4	4 4		0 4 1 306	4 1 31	4 1 31	4 1 31	4 1 31	16 1 4	4 1 31	4 1 31	4 1 32	4 1 32	4 1 32	4 1 32

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 95)

SEC	47840 47850 47850 47870 47880 47880 47980 47980 47980 47980 47980 48010 48010	4 4 4 8 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	48200
CUMMENT	CHECK READY LINE = 11 LESS THAN 11 =10 FINISHED IMMED SKIP CH 1	41516170 23536370 27576770 32040530 32040530 86021340 45473000 86UEFGHIJKLMNOPQRSTUVMXYZC123456789\$ 11415160 73235360 77275160 7713275160 7713275160 7713275160 7713775160 7713775160 7713775160 7713775160 7713775160 7713775160 7713775160 7713775160 77137777777777777777777777777777777777	
VARIABLE	KJ+7 EERO EERO EERO EERO XJ+8 ZERO XJ+8 ERO 774 214 214 214 214 214 214 214	141516170 325356370 725556370 132040530 336021340 7454730 A6CDEFGHIJKLMN 111415160 173235360 37525560 37525560 3775760 771220400 533360210 347454730 ABCDEFGHIJKLM	1011114150
OPC	PROPERTY AND TAREST AN	1500	100
LHS	16294	₹ . \$	ي پر
OCT VAL	000013000 531020270 010000000	141516170 32536370 325536370 527556570 132040530 336021340 145473000 17544 MNDP MNDP MNDP MNDP MNDP MNDP MNDP MNDP	5678 0000 101114150
9 ACR	231 1 020 1 020 232 1 020 1 020 1 020 1 020 1 020 1 010 2 001 2 001 2 001 2 001 1 011	201644444 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	52 53 54
0.5			מיטיט ק
UP UM	1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1		000
IN 15 S LOC.	0 4 1 325 0 4 1 325 0 4 1 330 0 4 1 330 0 4 1 333 0 4 1 335 0 4 1 335 0 4 1 340 0 4 1 340 0 4 1 344 0 6 1 345 0 6 1 345 0 6 1 345 0 6 1 345		5

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 96)

SFC NC	48210 48220 48230 48240 48250 48250 48270	48280 48280 48310 48310 48320 48320 48350	4 68 3 60 60 60 60 60 60 60 60 60 60 60 60 60	48440 48450 48460 48470
COPMENT	1732350 3722550 5772750 5333600 3476540 ABCDEFGHIJKLMNDPORSTUVWXYZCI2345678	011140 617320 637520 67730 053330 134740 ABCDEFGHIJKLMNOPORSTUVWXYZU123456\$	141516170 323-36370 325-56570 122040530 336021340 1*. ABCDEFGH JALMUPCRSTUVNXYZC12345\$	
VARIABLE	161732350 36372550 56372750 767713200 405334600 213474540 ABCDEFGHI	071011140 151617320 35367720 757677130 204053330 602134740	060710110 141516170 141516170 52555570 72757670 132040530 336021340	050607100 111415160 173235360 375255560
0 P C	100000 100000 100000000000000000000000	555555555555555555555555555555555555555	000000000000000000000000000000000000000	100 100 100 100
LHS		ę ·	w ×	π π
OCT VAL	161732350 363722550 365777550 767713200 405333600 213474540 7078 7078 7078 7078 7078 7078 7078 70	71011140 151617320 353637720 757677730 204053310 602134740 **0/ STUV WKYZ JKLP NOPC EFGH 1012	0000 001010 141516170 323536370 727576770 132040530 3402140 (*,0 VKYY ZJKL VMYY ZJKL QRBC DEFG	0000 50607100 111415160 173235360 375255560
ADR	55 56 66 66 66 66 66 66 66 66 66 66 66 6	757 767 767 767 767 767 767 767 767 767	115 116 117 117 1120 1121 122 123 124 134 134	134 137 140 141
6 SU	<u> </u>	יששששששששש - שששששששש	α	νανανα
HO OD	000000 00000000			00000
1M 1S S 10C		,		

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 97)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 98)

SEC NO	05787	48740	02137	0.10.										48790			
COPMENT				EXERCISE 1443 PPINTERS										-			
VAKTABLE	701234566	015345670	173456100	ROUTINE 8	-									PAGE NK &			
OPC	00.1	00.1	100	8C I										9C 1			
LHS				¥										¥			
CCT VAL	701234566	12345670	123456700		ROCC	2NVO	8000	VGVR	1287	7710	30PR	SNC V	R000		P/xv	ONRO	0000
UP DM DS 9 ADR	182	232	233		234	235	236	237	240	241	242	243	244		542	546	247
5 5	.t	s	ŗ		•	S	ų,	5	S	2	ب	5	ç			5	2
: :	0	0	U		ပ	0	0	ပ	0	0	0	0	ပ		0	0	0
3 40																	
15 5 100																	
15																	

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 100)

SEC NC		08664	06664	00464	01 * 6 *	07767	05565	49450	09565	02 464	49480	06565	49500	01565	49520	01565	04040	44050	49570	49580	06567	00965	01965	49650	49630	04964	49650	09964	49680	06965	49700	01267	49720	49730	49750	09265	49770	08794	49800	49810	49820	49830	49840	05867	00000	0/8/4	06864	49900	49910	49920	49940
										ė																																									
						-																•																													
COMMENT																												•																							
VARIABLE	/ FRI:	***	1 1918	= 10000000	LIPIA	STUP	ΚΊ	STOP	L1P18-1	VAR3	5.7	, C6	, , , , , , , , , , , , , , , , , , ,	210	14271	7 9 5 9 1	1000	19567	K95P2	TEMP	L95P2	LIPIC	7.62.5	K95F3	, CO C	1.016	1 9503	K95P4	TEMP	19584	11910	19584	TEND	19565	71610	19585	H2P1	776	=0777740036	TEMPI	LEMP	=000003/746		14:0:142::14:	FB242	ERR+1	FR	ERIX+3	ERR+4	KHC	KHDG2
343	A 13	STC	CLA	ACC	STC	CLA	SUF	src 	7 N	STC	STC	210		2 :	יוני עני	V 4	TRA	STC	CL A	STC	CLA C	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4) 	٥.	2 .	10 A	117	C. 4	STO	CLA	TRA	src	ָּבְּרָאָ עַבָּי	CLA	TRA	STC	d of	STC	ANC	STC	ָר א	ANC	¥ 0	1 0 2 0 1 0	2 1	STC	STC	STC	STC	3 :	נר א
LHS		11918																																				LIPIC							KOSPI	K95P2	K95P3	K95P4	K95P5	27.07	K97P5A
CCT VAL				001000000																																			777740036			000031140									
AOR	050	212	070	333	010	001	632	001	000	273	760	6 2	5 6	017	076	200	000	200	143	C 7 6	004	000	.	1 4 6	2 6	200	900	145	920	010	000	010	920	015	000	210	220	376	334	011	676	335	1	275	216	213	212	515	216	9/2	323
b Su	1 91	91	91	91	15	9	9	- -	٠	9 :	<u>-</u>	2 2	9 4	0 7	9 9	9	9 1	91	91	9.	<u>.</u>	<u> </u>	٠.	- 2	-	2 2		91	91	91	- 9:	9 :	2 2	9	1 91	9	9 1	9	91	1 91	9.	9 5	2	<u> </u>	2 4	9	9	91	91	0 4	2 9
è	O	0	0	0	9	ပ	0	5	ه د	0 0	ه د	5	,	> <	0	0	0	ပ	0	0	ت	> c	> c	ه د	> C	ے د	, c	, c	0	0	0	o c	o c	0	O	0	5	0	ပ	0	0	0	5 0	ے د) C	, 0	ပ	ပ	0	5 C	90
d)	11	13	17	7	<u> </u>	- 1	~ :	<u>.</u>		2	2 :	2 :	2 5			-	2	13	1	Ξ:	_ :	2 :			-		- =	~	13	1	2 :	2 :		: <u>`</u>	0.7	2	0	13	۰	2	1	•	2	>	~				2:		
90	19	20	7.	72	23	4	۲,	0 :	- 6	0 5	100	3 6	3 2	5 6	5 2	20	21	=	71	13	*	2 :	9 -	- 0		22	2.5	54	52	97	27	96	10	3.5	34	35	90		· -	7	e .	4 4	Λ,	۰,	7 7		44	45	9.	• 0	21
<u>ت</u> د	0	0	ပ	0	ပ	0	;	5 C	، ه د	 -	- -	- -	-	 - c																				0						_	_ ·	⊸ -	- -			0		0	0 (-	0
13	91	91	91	91	2	9	2 :	2 1	<u>.</u>	2 :	9 :	2 :	2 4	9 7	2 4	9	91	91	91	91	9 :	9 1	2 -	2 -	2 4	2 9	2	91	16	91	9:	9 :	2 4	2 2	91	2:	2 :	9	9	9	9	9 :	:	2 2	2 4	2 2	91	91	91	9 4	9
X.	ပ	ပ	ပ	0	ပ	0	ပ	5 C	5	0	5	ہ د	c	ه د) C	0	ပ	0	0	0	0 0	0	o c	o c	, c	0	0	0	0	0	0	5	0	0	ပ	0	ب د	0	0	C	0	9	9	o c	· c	, 0	0	0	0 0	> c	0

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 101)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 102)

1S S LOC	ô	5	0.5	σ	ADR	OCT VAL	LHS	OPC	VARIABLE	CO	COMMENT		SE	SEC NO
1, 1,		د	4	•	-116	360000000		9 13	4500000000=	_	2001 0		-	0.00
1 91		9 0	9	_	101	100000		STC	CIR	•			. •	50520
16 1 35	1.7	0	19		211	420000000	L97P4	CLA	+000000000+		INDENT 10		. •	50530
16 1 36	01	0	91	_	==			TRA	19861				•	50540
16 1 37	17	0	9	•	345	000000012		C. A	=00000cc0015	5	S WORDS PER LINE		•	50550
16 1 40	13	0	9:	<u> </u>	213		4.0000	21.5	TEMP!				•	50560
101	- :	> 0	2 :	-	717			107	באא 1 ספס ז		-			50570
76 1 01	2 5	9 0	2 4	-				· -	10704				•••	00.00
5 T 07	1.	2 0	9 4		160	,		ב ב ב	KC1		PROPERTY OF THE PROPERTY OF TH		•••	06400
57 . 97		9 0	2 2	•	04.0			STO	19704	•	NCKERENI AUUKESS			20000
74	-	0	2 -	-				C. C	TEMPI					01000
7 1 91	•	· c	2 9		250			SUB	¥					07000
1 7 1	, <u>,</u>) C	2 _		1 2 2			STC	TEMPI				,,,,	00000
1 91	3 4	, c	2 2					1 N Z	19784					20040
10 1 91	-) C	2 9	• -	121			TRA	1 9864	_	MTG GOA		,, ,	00000
1 1 1	2 -	0	9		160			TRA	19875	, =	INDEX			00000
16 1 54		0	9	-	101			CLA	CTR	•	•			00000
16 1 55	. ^	· c	9		032			SUB	. TX				•	0000
٠ -	_	· c	2		101		•	STO	CTR					0000
16 1 57	4	0	9	. –	035			INZ	L97P4				. •	200
•	•	•	,				•		RHOR COUNT				. •	2010
16 1 60	17	0	91	. •	211	000000024	L97P5	ני	=0000CCC024	_	INDENT 10		•	02.00
-	01	0	91	_					L98P1					07.00
16 1 62	17	0	91		_	000000014		CLA	=0000000014	•	6 4-CHAR MORDS		•	50750
-	13	0	91	_				STC	STOP				. •	50760
16 1 64	17	0	91	_	150		_	CLA	K97P5	•	ADDRESS OF FIRST WORD	MCRD		50770
_	01	0	16	_	152			TRA	L98P3					50780
16 1 66	17	0	91	_	052		_	CLA	rcs				•	50790
-	10	0	10	_	125			TRA	L98P2					50800
16 1 70	10	0	16	_	151			TRA	L98P4	G	CARR RIN		•	50810
16 1 71	01	0	91	_				TRA	L98P5	_	INDEX 1		-	50820
16 1 72	1	0	91	•	-	000000054		CLA	=0000000024	_	INDENT 10	•	•	50830
16 1 73	2	0	9	-				TRA	L98P1	٠			•	50840
16 1 74	11	0	91			000000014		CLA CLA	=000000014	v	6 4-CHAR WURDS		•	50850
16 1 75	13	0	9	-	001			STO	STOP				•	50860
16 1 76	1.7	0	91	_	151			CLA CLA	K97P5A	•	ADDRESS OF FIRST WORD	MCRD	-	50870
16 1 77	0	0	16	-	152			TRA	L98P.3				-	50880
16 1 100	1	0	9	-	053			V .	1.07				•	50890
101 1 91	0	0	9	٠,	125			4 X Y	L98P2	•			•	20900
16 1 102	0.	0	9:		121			¥ 5	7487	٠.	CARR RIN		-	20610
FO 1 103	2	5	2 :		091			4 t	214	•	NDEX			50920
*01 1 97	n 4	o c	9 2			00040000		1 1	*17	•	ų.			06,606
207 1 01	۰ ،	9	2 :			00040000		127	2020000		61			04606
101	* 6	o c	2 :	- ' -		00000000		104	1 191					06606
1 1 1 01	2 -	0	2 2		212	2000000	K97P4A	CLA	ERE				. •	50400
1		,	,					BC !	SS NR	LOCATION	ACCUM	VAR4 VI	VAR5 \$	50980
•		00	91		276	00/0					•			
•		0	2 2	.		0000								
		0	9			101/								
		0	91	•••		CZON								
		0	91			0000								
		0	91	,		/000								
		0	91	1		TTOM								
		0	91			0000								

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 103)

SEC NO	0660		51000	51010 51020 51030 51030 51050 51060 51080	51090 511100 511100 511120 51130 51150 51160 51170	51190 51200 51210 51230 51240 51240 51250	51310 51320 51330 51340 51350
							·
COMMENT	.		IRST PASS &	ССИМОГАТОК	CUMULATOR		
VARIABLE	TOTAL FRANK CHINT		ERROR COUNT FIRST PASS	PER NUMBER IN ACCUMULATOR 776 N 214 BB + -2 = -2 + -2 + -2 + -2 + -2 + -2 + -2	N K N N N N N N N N N N N N N N N N N N	= 1000C00022 NINE 214 68 68 67 MDRD 130	NINE KI NINE LG882A =DGCGCGGGG
OPC	- -	•	108 108	w S	CLA SUB STC TYPE STC CLA STC	CLA STO ANC CLA CLA SHL	cla sue sro rnz cla
CHS			жн р 62	14867	• L98P2	L 98P2A	am (Sh
OCT VAL	006/ 8400 0000 006/ R500	COC/ LOVR TOBN COOO 0000	VRRD ROTO DNCO WZRB COP/ BBBOO	0000000		220000000	6 1 032 6 1 032 6 1 133 6 1 133 7 000000006 CLA Self-Test Program (Sheet 104)
9 AOR	307 310 311 312	314 315 316 317 320 321	324 325 326 327	214 214 214 1 113 1 113 1 134	351 351 113 1 376 1 376 341 1 376	354 214 214 1 021 1 133 130 004 341	354 032 354 133 355
OM 05	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	9999999	9100000			9999999	
90				E1 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	2 C C C C C C C C C C C C C C C C C C C	11 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	1 142 17 0 1 1 143 2 0 1 1 144 13 0 1 1 146 17 0 1 PTC ADAPT
S 1.00				111211111111111111111111111111111111111	1 122 1 122 1 123 1 124 1 125 1 127 1 127	1 132 1 133 1 134 1 135 1 136 1 140 1 141	1142 1143 1146 1146 1146
IS.		٠.		91 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			9999
£							6 6 6 7-13.
							V-7-353

SEC NO	51360	51380	51420	51430	51450	51460	51470	21480		02515	51540	51550	51560	51570	51590	51600	21610	51620	51640	51650	51660	51670	51690	21700	51710	51730	51740	51750	51770	51780	06/15	51810	51820	51830	51840	51860	51870	08815	51890	-	21616
COMMENT	TO SPACE 3 PLACES	·																SET SINGLE STEP																							
VARÍABLE	L98P1 HRTRN ACE DETION	776	517	88	=005000000	134	٠	776	716	712		=004000000	134	971	KHDGI	KHDG2	10, 1, 304, , 16,	\$ 00 CH	ERR+1	ERR+2	ERK+3	65 X + 4	ERR+6	ERR+7	EXX + 00	ERK+10	ERR+11	EKK+1.2	ERR+14	ERR+15	EKK+16	ERR+18	ERK+19	ERK+20	EKK+Z1 FRB+22	ERR+23	ERR+24	ERR+25	EKK+26 EBB+37	124421 120428	KK+2
CPC	TRA HOP	STC	010	TNZ	CLA	010	INC	STC	9	ANE	1 NZ	CLA	2 5	2 8 C	PRS	PRS	086	2 P	CLA	CLA	۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲	ָר לני	CLA	CLA	۲.	נר נר	۲ ا درا	א פ כ	CLA	CLA CLA	۲.	CLA CLA	CLA	2 C	4 P	CL A	CLA	۲. در	֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֓֓֓֓֓֓֓	֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	CLA
LHS	•	19864						19885						K90P3	K90P5	K90P6	6	14667																							
OCT VAL					02000000							04.0000000																													
DS 9 ADR	111 1 9	16 1 376		6 1 021	926 9	9	•	916 1 9	216	6 1 021	~	6 357	-	276				212		6 214				122 9						6 .231				6 236	240			~	947		247
, 1	00	0	0	00	0	0	-	0	-	, 0	0	0	0		0	0	0	0 0	0	0			0	0	0 0	0	0	 -	0	0	 -	_	_	0 0		0			0 0		0
ò	01	13			-	S		13		•		-					٠	-	٠ -	-		-	· -	17	- -	-	_		. ~	-	-		-	٠,	-	ب ،	~	-	- -	-	•
100	147	151	15	5 5	. 5	156	-	160	-	- ~	_	_	٠.	-	_	_	m '	. r	ייי יי	-	m .			314	m		m			m (ח ה	<u>_</u>	m :	n "	, ~	•			۳,	י יי
S S1	1 91	1 91	9	•		91	٥	1 91	4		•	•	٠.		9	۰	0	5 0		0	0 0		0	2	0 0		0	٥ د	0	0	5 0		0	0			0	0			
ī	00	Ö	Ç,	0 0	. 0	0 0	د	0		9 0	0	0	0 0	9 0	0	0	0 (5 C	0	0	ပ	9 0	0	0	0 0	0	0	5 C	0	0	0 0	0	0	0	-	0	0	0	0 C	•	0

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 105)

SEG NG .	51930	21940	51950	09615	20013	51980	51990	52000	52010	52020	52030	52040	52050	52060	52070	.52080	52090	22100	22110	52120	06126	01100	06176	02126	52180	52190	52200	52210	52220	52230	52240	52250	25260	52270	52280	06776	52310	52320	52330	52340	52350	52360	01826	08626	06676	52410	52420	52430	52440	52450	25460	52470	22480	!
COPHENT																					HARAGE LANGUAGE MAIN ACCOMPANION OF	TI TACTINE NESE!		20000		CHECK READY	CKIC CHANNEL 1										LOAD RIBEEDS		CHECK READY	SPACE 1								RESTORE ORIGINAL ADDRESS		TEN		SET BCO MODE	FIVE	
VARIABLE	ERR+3C	FR8+31	F88+32	FE00+33	76 + 0 1 1	1000	F884 + 36	FBB+37	F88+38	2 + 3 ± 3 ± 3 ± 3 ± 3 ± 3 ± 3 ± 3 ± 3 ± 3	ERR+40	ERR+41	ERR+42	FRR+43	ERK+44	ERR+45	ERR+46	ERR+47	ERK+48	ERR+49	TKA COCCULT NORMAL COCCULTON	SOFE MUNIME OF ENAILOR	10111700711101	A DAGS	774	1 940 1	5 1 5 2	091	021	19463	2.ERO	ZERO	ZERO	HEAD ING	=000000014	20063	1 940 1	774	L94P3	=0 4 10000000	091	9.0	K 9 0 P 4 A	TAN	4 × 0000 -	KKI	TEND OF THE	L90P4A	0,16	+20000000=	STOP	170	=000000012 FEMB	
OPC	CLA	CLA	Q 13	\ -		֡֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	۲ ۱	V -	۲. د د	CLA	CLA	CLA	CLA	כרש	ני	CLA	CLA	CLA	ל ל	נר א ניר א	4 7 7		9 6 6	7 Y Y		TRA	V	100	010	TRA	PRS	PRS	PRS	PRINT	۲. د د ۲	2	1 A	PRS	TRA	CL A	213	٠: دد:	٩.٠	ANC) •	ANG	XUX	STO	cos	CLA	STC) (10	CLA 210)
LHS																						•	,							L90P2				•	L90P3																	L90P4		
OCT VAL																																			0000000					410000000										920000000			210000000	
ADR	250	751	252	253	254	75.5	756	25.7	260	261	262	263	264	265	997	267	270	271	272	273	304		233	27.2	376	27.2	136	160	170	272	020	070	050		344		197	374	272	360	160	907	**7	047	0 1	1040	920	164	216	211	001	170	345	•
0S 9	9	9							9	و د	9	٠	•	9	٠	۹	•	•	9	. و	•	•	0	-	• •	• •	9	•	•	9	9	9	9		. و	→	- • •		9	9	۰ ب	٠ .	٠ .	- 0 4	•	- 0	• •	9		9	9	۰ و	- د د	:
NO.	0	0	0					-	0	0	0	Ü	0	0	0	0	0	-0	0	 :	-		ب	-					0	0	-	0	0		0			0	0	0	-	.	-	5 C	5 C	,		. 0	0	_	_	- .	 -	,
90	11	1	17					1	-	1	1	11	1	17	11	11	11	11	1	_ :	2			9	-	9	-	٠,	•	01		-	-		- :	2 2	2	-	10	11	٠.	9 :	<u>.</u>	۰ -			. 5	2	9	11	<u>.</u>	٠.		,
S 1.0C	1 343	344									1 355									1 366	106 1	-	021 1	-	-	-	_	_	-	-	_	1 130	-		1 132												_			_			151	
12	01	D				, c				0	2	0	0	0	0	٥	0	_	 	2	2		0									•																					0 0	
Ē	0	0	0	c		· c			0	Ų	0	0	0	0	ပ	0	0	0	0	- 0	>	c	>	¢	ċ	Ö	0	.	0	0	0	0	0	-	0 0	, c	0	0	O	o ~	0 0	o c	9 0		> c	9 0	0	0	0	0	0	.) C	•

SEQ NO	52500 52510 52510 52530 52540 52560 52560 52560 52560 52560	\$2600 \$2610 \$2640 \$2640 \$2640 \$2640 \$2660 \$2690 \$2690 \$2690	52720 52730 52730 52750 52750 52760 52770 52780	52800 52810 52830 52830 52840 52860 52860 52860	52890 52910 52910 52910 52910 52990 52990 52990	524 0 524 0 53000 53010 53040 53040 53040 53040
COMMENT	SET OCTAL MODE	PRINT OCTAL LINE	SET BCD MODE	SET OCTAL MODE PRINT TOTAL ERROR COUNT SET BCD MODE	CHECK KEAUT SIX	PRINT ERROR COUNT FIRST PASS FINISHED
VARIABLE	2 ERO 2 ERO 1 64 1 64 ERK 0 7 6 1 9 10 9 4 A 1 6 A 7 ERO 7 ERO	EMP KI FEMP 190P4A 774 174 194P3 =041000000 1960 194P3 STUP	170 2ERO 2ERO 2ERO 3ERO 5ERO 5ERO 5ERO 5ERO 5ERO 5ERO 5ERO 5	164 165 174 174 160 160 160	2 F4P 3 2 F4O 2 E4O 2 E4O = 0000000014 5 T0P K90P6 1 64P 1	LC7 ZERO 774 H201 ERR ERR BUFFERS WITH BCD LINE OF PRINT
0 PC .	PRS PRS CRS CCS CCS CCS CCS CCS	SSUB STR TANZ CCIA TRA SUB SUB STR	CCIC PRS PRS CLA STO	CTRS CCIA	PRS PRS CLA CLA CTRA	۵
LHS	L90P4A				94067	K90P4A • L94P1
OCT VAL		410000000	>100000000	41000000	\$10000001¢	
ADR	020 020 020 164 212 206 104 036 036	032 032 032 272 272 160 032 100	020 020 020 020 1100 170	24 050 020 374 272 360 160	242 020 020 020 346 1100 171	053 020 020 022 212 212 045
0						
80 a						
0 P		. w 4 = 0 > w 0 > w 4				
207	160 161 163 164 165 166 170 171	202 203 204 205 205 206 206 206 206				
SS	999999999					
Ξ	-	000000000000		1		
_						

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 107)

																									,
	COMMENT																								
	VAKIABLE	TEMP	9.0	194P2	KX1	TEMP	1942	0,16	MORO	STOP	7.	STOP	**5	176	9*0	19462	KS1	1942	0,16	L94P2	116	514	κ1 1	2	116
	0 PC	STO	CDS	CLA	AND	XOX	STO	COS	PRS	CLA	Sue	STC	7N.1	HOP	cos	CLA	ACC	STO	ces	TRA	STO	010	ANC	IN2	d OH
	ГНЅ								19462												19463				
	VAL																								
	CCT																								
	ADR	910	506	256	040	910	256	917	341	001	032	100	264	376	907	256	036	957	216	256	376	517	032	273	376
	0	-	_	_	- ,	-	_	_	_	-	_	-	_	7	_		_	_		-	-		-	-	
	50	91		-	-	9	-	-16	-	16	-16	- 16	7	1 16 1	_	-	~		1 16	31	7	=======================================	7	7	7
	Š	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	O	0	0	Ç	0	0	0	
	9	. 13	91	17	•	15	13	91	-	17	7	13	4		91	17	7	13	91	0.7	13	S	9	4	0
	307	24	20	21	25	53	54	55	99	151	9	19	62	263	99	65	99	19	2	11	172	2	14	12	16
	S	7 1	1 2	1 2	1 2	1 2	7	7 1	7 1	1 2	7 1	1.2	7	7	7	7	7	7	7	7	7	~	7	7	7
- "	1 S SI	۰	•	۰	۰	9	9	9	•	ø	•	ė	٠	•	۰	•	ô	•	•	وَ	9	0	•	•	٠
	I	0	0	0	0	0	0	0	0	0	0	0	o	0	0	0	0	0	0	0	0	0	0	0	0

SEC NO	53320 53330 53340 53350 53360 53360	53390	53420 53430 53440	53450 53460 53470	53490 53500 53500	53520	53540	53560	53580	53600	53610	53620	53640	53650	53670	53680 53690	53700	53720	53730	53750	53760	53770	53790	53800	53810	53820	53840	53850	53870	53880
COMMENT		ELF TEST ISTERS	RESET COMPARE LATCH	SET INT INHIBITS RESET		RST INT 5 LATCH RST INT 5 INHIBIT	MAIN 1817		SSFB BY CL DAYA	_	DISCRETES	LOAD ACCEL, DELAY LINES	ACCEL. DELAY	OPTISYN KEG	COD SHIFT REG	ADDRESS REG		LOAD DIN REG		ONES		LOCN OF FAILED TEST		RD GC DATA		T OF GC		•	RD CR DATA	
VARIABLE	1,,,10,1,10, LCR9 JACI MABIB L2P1 MABI	OUTINE NINE - ADAPT 1/0 SELF TEST ART ONE - TEST OUTPUT REGISTERS	2ERO 776 066	=07777776 =000 =0000152204	=000002 613 =00000000000	030	110 K77	ALL OUTPUT REGISTERS	0.0	026	032	136	146	052	950	827	JAF1 -033333334	022		ပ္ပ		777	ZERO	061	=0////6c000	CR DATA FOR COMPLEMENT OF	111	777	900	JAJ5
OPC	ORG CLA TMI TNZ TRA*	ROUTI	CLA STC CIC	10 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	200	010	2 T S	LCAD	25	013	0.5		000	20	213	22	Ę	213	213	TEST	STO	CLA	, , ,	CIC	Ž Ž	TEST	STO	CLA	013	ZN1
THS	JABI	•••	JACI					•												•	JAFI					•	JAGI			
OCT VAL	1300070000			000152204	000000000												71111111								000000					
OP OM DS 9 ADR	1 10 30 14 1 10 1064 14 1 10 015 4 1 10 004 00 1 10 000		1 01 1	17 1 10 002 5 1 10 000 17 1 10 003		011	201	-	01 1	2 2	01 1	- -	2 1 10 146		01	20	- -	201	01	2	1 01 1 6	17 1 10 1 377	1 01 1 2	2 1 10	2 .	101	1 10 1	2 2	5 1 10 065	1 00 1
1M 1S S LOC	1 0 0 10 10 0 0 11 0 0 0 11 0 0 0 11 0 0 0 11 0 0 0 11 0 0 0 11 0 0 0 11 0 0 0 11 0 0 0 0 11 0 0 0 0 11 0 0 0 0 11 0		0000	1 0 0 21	0000	000	000	>	00	0	0	00	24 0 0 1	0	00	00	00	0	00	>	0	1 0 0 56	0	0	5 6	5	0	00	1 0 0 67	0

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 109)

SEC NO

COMMENT

DM DS 9 ADR

9

SEC NC	0	04775	2448	00445	00475	00040	01646	24250	54530	24540	54550	54560	54570	0.545	26545	00444	34000	54620	05.446	04644	2444	24660	0000	0.010	09050	06046	54700	24710	54720	54730	54740	54750	54760	54770	54780	24790	54800	54810	54820	54830	24840	54850	24860	0.8870	24880	06840	54900	04479	24030	24940	54950	24949	54900	04045	14990	55000	55010	55020
CUMMENT		5 LN1 14500	STATISTICS OF STATE													DOAC DEC	27 T	ABLE COMPAKE RESET			DISARIE COMPARE	READ GC		MILLIA CE								in the second								S								DECET INT A									•	
VARIABLE	707	7070		1500	700	900	050	0.32	046	052	056	LCB	1481	7.680	022	3.0	2000	5		=0.5356600	066	. 190	ď	COO & WITH THE MAT LOUNT	77.5	- 00000000	2000002000=	(13	201202000=			MPAKE WITH PIO GRP		176	K77	. 990	=000200005	173	NT 5 SHOULD OCCUR	INCORRECT DATA WITH PIO GRP	116	HJEKT	I NAC .	000	7.5		S SHOULD UCCUR HERE	7	05-	27.6	2 2 2		404	#0000000	773	=000200000	773	5 SHUULD DCCUR HERE
OPC	010	2	2	5		ָ ֭֭֓֞֞֞֞֞֞֞֞֞֓֓	3	3	5	2	3	CLA C	H	7	013	<u>.</u>	5	CFECK	STO	C.A	10	2	NO INT	000	2 2	,	֓֞֞֝֟֝֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֟֝֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	2 5	נר א	P 10	NO ON	CHEC	CORRECT	S 10	د	3	CLA	910	INI ON	O N	STO	۲,) (,	ָבָּאַ בּיבּאַ		2 5	4 C	2 5	21.0	; ;	1 0	210	5	1010	4	P 10	
LHS																		•	JABI				•		2	1080					•	•	•	LARD					•	•	LHHI		HAMPH				•	3	•	3		441						•
OCT VAL																				253500000	1						200000200		00000000								00200005				-		201106400									201113400	20113400	000000000	20000000	00000000	,	
ADR	400	000	2	200	200	200	070	032	940	052	950	054	121	020	022	450	2 2	1	376	7	990	3 6	•		74.	0 1	610	373	910	373				376	033	990	619	373			376	033	33	2 6	050	373	:	010	2			7 4	100	2 5		210	373))
6 SQ		2 5				2 9	2 (2	0	0	0	0				, c	, .	,	0			2 -			-	• •		 0	2	-				0	-0	0	o .	0			-	2	٠	- -	-	-		- -	, c	, ,		, c	- -	•	-	·	201	•
O M						•	-	_	_	_	_	1	-	. –	-			-	_	-		-	•		-		- ·	-	_	_				_	_	_	_	_			_	_				-				-		-				-		•
90	:	<u>.</u>	ď	` -		٠,	٠,	Λ.	'n	S	æ	17	. 4	-	v	٠.	. .	•				ď	`		-	2 :	1	13	_	7				13	11	'n	11	77			13			2:	_ :	71	9	2 4	٠ ،		7 -	;					. 21	
2 S LOC	•	10100	•		9 0	- (-	0	0	0	0	0				•	5 0	•	0 17	1	7	72.				٠ د د	9/1 0 0	0	0	0				0	0	0	0 0 205	0			0 0 207	0		112 0 0	77	0 21	;	1700	1 7	7 6	, ,	7	, ,	2 6	0	,	0 0 225	;
E		. .																									_							_	-		_	-			_	-		-				- -										

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 111)

1	SEQ NO	55030 55040 55050 55050 55060	55080 55090 55100 55110	55120 55130 55140 55140 55160	55190 552190 55210 55210 55230 55230	55250 55250 55260 55240 55280 55290	55300 55310 55310 55320 55340 55340 55340 55340	55380 55340 55410 55420 55420 55430 55430 55440	55 54 56 56 56 56 56 56 56 56 56 56 56 56 56
1 0 0 225 17 11 10 1 034									
1 0 0 225 17 11 10 1 034					C) Gr			>	
1 5 1 10 10 10 10 10 1	COMMENT		ICC UMULATOR				FOR	*5*6 VIA	
1 5 1 10 10 10 10 10 1			H CORRECT A	FOR ZERG	DOO SPARFS		FES (NA DIS	ZERO	ZERO
1 5 1 10 10 10 10 10 1	VARIABLE	N.	~	55FB REC 777 777 777 26RU 055	777 777 777 V4 =0525240 065	777 777 777 V4 2ERU 075	ASA DISCRE1 777 777 V4 2640 101 101 103 JAG3	REG FO 177 14 14 105 105 11 NOT	7 / 7 / 7 / 7 / 7 / 7 / 7 / 7 / 7 / 7 /
1	OPC								
15 5 LOC	LHS	JWES	JAG2	JAHZ	JAJ2	JAK2	JAC3	• 1AD3	J. A.E.3
10 0 226 10 1 10 1	OCT VAL		252520000		525240000				
1 1 1 1 1 1 1 1 1 1	ADR	116 030 004 030 110	376 010 061	377 377 073 020 055	377 377 073 007	377 377 073 020 075	377 377 073 020 101 054	377 377 020 105 020 020 023	377 073 020 020 377 073 020
15 5 100 00 00 00 00 00		00000	900	0000	20000	9999	000000	2222 222	
15 S LOC 00 00 00 00 00 00 00									
\$\\ \times \	۵	10 13 13 5	113	13 17 17 17	13 17 17 17 17	E1 51 52 52	2727573	575 - 051	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
\$\\ \times \	8	26 27 30 31	3.4	36 40 41 42	6 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	50 53 54	62 62 62 63	66 66 66 66 70 71 71	5 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
V 00000 000 00000 00000 00000 00000 00000	ب	2222	222	~~~~		2222	244444	4444	<i>AUGINE EMENE</i>
I			_						;
	E			~~~~					

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 112)

SEG NO		55600	. 55610	55620	55630	00000	01000	55640	55670	02966	08966	06966	00755	01/66	02166	55740	04/55	55760	55770	55780	55790	55800	55810	55820	55830	55840	55850	55860	55870	55880	55890	95900	95910	95920	55930	. 04655	55950	09655	00099	55990	26000	26010	26020	26030	26040	26050	00000	07000	56080	26100	26110	56120	561-30	56140	26150	26160
																											ONES																										,			
COMPENT							EKO	<u>!</u>					R ZFRC						R FOR ZERO					TE 3A	TE 36		OUTPUT REGISTERS EXCEPT OR ALL ONES																												•	OF CR
VARIABLE	:	111		*	ZEKO .	110	OPTISYN REG FOR ZEND	111	111	47	ZEKO	121	INT SIGNAL REG FOR ZERO	~	111	**	ZERO	115	COD SHIFT REGISTER FOR ZERO	777		**	2EKO	131	141	JAK3	ALL CUIPUT REGIST	10.1,101,10.	ZERO	4	=0111111116	210	026	032	940	052	036	2 2	93 6 1	=0111111116	770	036		רא אהני	776	=00002520000	200	776	=0001240000	910	990	116	=0111160000	910	990	GC FOR COMPLEMENT
OPC	•	o s	٠ ١ ٠			010	_		CLA	STO	CLA	2	_		CLA	STO	CLA	010	_	STU	CLA	STO	CLA	<u> </u>	010	TRA	_	ORG	CLA	o :	۲. د ۲.	<u>ر</u>	3	013	3:	0 3	ָ בַּ	3 5	I	CLA	<u>01</u> 0	010		_	2 5	֓֞֞֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	3 0	2 I	7	10	:	STO	CLA	נו		TEST
LHS		JAF3					•	JAG3					•	JAH3					•	JAJ3							•		JAK 3															•	JACA			1404				JAE4				•
OCT VAL																														1	111111116									311111116					000000	00026200			001240000				111160000			
UP DM DS 9 ADR		1 1 1 1 277		٠.	-	110 011 5		13 1 10 1 377	1 01 1	-		5 1 10 121		3 1 10 1 377	7 1 10 1 377	1 01 1	-	5 1 10 115		_	1 10 1	٠.	_		01 1	010 1 01 1 010		01		1 01 1		210 011 5						7 1 10 4 054	-		5 1 10 022				9 6 7 01 7 6			13 1 10 1 376	01					910 011 5		
0 201 8 81 1	,	908 0 0 1		016 0	116 0	0		1 600313 1	_	0	1 916 0 0 1			1 078 0 0 1	1 0 0 321 1	0 322	1 626 0 0 1	9		1 675 0 0 1	1 0 0 326 1	775 0 0 1	0 0 0 0 0 0 1	1 0 0 331	1 0 0 332			0 1 10	01 10 1	11 7 0 1	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	£1	*!	51 10 1	91.	70 1	07 1 0 1	1 22 1	1 0 1 23 1	_	1 0 1 25	1 0 1 26	1 0 1 27		7 06 7 0	7 62 10 1	7	. 4	35	1 0 1 36	-	07 1	1 15 10 1	1 0 1 42	1 0 1 43	

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 113)

SEQ NO	56170 56180 56190 56200	\$6210 \$6220 \$6230 \$6240 \$6240	56260 56270 56280 56290 56300 56310	56330 56340 56340 56340 56340 56340 56400 56400 56400 56400 56400 56400 56400	56480 56490 56490 56510 56510 56510 56560 56560 56560 56580 56580 56580 56580 56580 56580 56580 56580 56580 56580	\$6610 \$6620 \$6630 \$6640
COMMENT						SET LTE ERROR LAMP RESET ALL INT LATCHES
VAKTABLE	776 2ERO 061 7 SSFB REGISTER		100~100	018	T NA CLS REGISTER 776 =0000000524 032 101 776 =0000000252 032 101 776 =000000776	•
OPC	STC CLA CIU	STU CLA C16 C10 STG	010 010 010 010 010 010	1EST STO CLA CCLO CCLO CCLO CCLO CCLO CCLO CCLO	1687 816 816 610 610 610 610 610	0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
LHS	JAF4	JAG4 JAH4	JAJ4) AK4 JAC5 JAO5	JAES JAFS JAGS	26.46. 46.46. 46.46.
OCT VAL		002520000	001250000	252000000	000000524	000000400
OP DM DS 9 ADR	13 1 10 1 376 17 1 10 1 020 5 1 10 061	1 10 1 1 10 1 1 10 1 1 10 1 1 10 1 1		1 00 00 11 11 10 11 11 11 11 11 11 11 11		10 1 10 1 10 1 10 1 10 1 10 1 10 1 10
IM 15 S LOC	101146	00000 4444	1 0 1 54 1 0 1 55 1 0 1 56 1 0 1 57 1 0 1 60 1 0 1 61	96060000000000000000000000000000000000	1 100	10 1 113 10 1 113 10 1 113 10 1 125 10 1 125

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 114)

SEG NO	56740	56750	56770	56780	56790	56800	56810	2000	56840	56850	26860	56870	56880	04896	56910	56920	26930	56740	04694	56.30	56780	26990	9 7 0 0 0	57010	57020	57030	04075	27060	57070	57080	57090	27100	57110	57130	57140	57150	57160	57180	57190	57200	57210	57220	57240	57250	57260	57280	57290	57300
	TO ERROR ROUTINE					_													_																	NR 25												
_	ROR R																	:	KESEL INI																	POINT												
COMMEN	ro es												CIU VIA INICA						AE SE																	כאר												
												:	V .																					•								αź						
VAKIABLE	~	ister	=0525000000			00000	±022400000			=01177400000		2	5			+0400000000				KEGISTER		=052525000				=025252400C			=0117774000				AEGISIEK	=02525252					=052525254			OPTISYN REGISTER	=0000012524			=0000005252		
VAIR	H9547	CIU REGISTER	=05	036	105	376		2.5	776	10=	036		181 SE1	176	154) 5 () 2	**5	242		EM KEG		=05	045	=;	927	20=	111	776	10=	750	==		DIN KE	=05	116		027	776	=05	022	07.1	UPT ISYN	000=	052	121	00=	052	121
OPC		TEST	9	20	010	STO	֓֞֞֞֜֞֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	2 5	STU	CLA	<u>داد</u>	نان دادن	LES I	STO	010	ANC	7 N T	4 2	<u> </u>	_		CLA	210) (CEC	210	۲. د ۲	35	21.0	CLA	210	010		_	C L C	Sro		010	210	C L	20		TEST	CLA CLA	213	313		010	010
LHS		• IBA				1881			1986				•							•	1086			;	JBEI			JAF1					•	1987		•		JAHI				1842	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2			7000		
OCT VAL			525000000			000000000000000000000000000000000000000	00000+262			777400000						400000000						525250000				252524000			1777774000					2525252					525252524				000012524			000005252		
ADR	720	376	041	036	105	376	740	9 6	376	043	036	501	0.00	376	154	110	153	911	010	2	376	940	045	11			7*7	376	940	045	111	210	;	047	376		022	376	050	022	170	334	051	052	121	050	052	121
S 9.	1 0	-	•	. 0	0	7 0 :	.	; c	-0	0	0	0	-	• -			-	-	.	,	10	c		0	-	0 (.	-		0	0	-		00	٦. 0		0 0	~		0	c	-	•		٠.	•	. 0	0
S0 #	1 10	-	-		_		 	. <u>.</u>	ئد ، س	_	<u>۔</u> ۔	_	-	 	. 	1			_ =	-	_	- -		_	-						<u>ت</u> 	_	•	 	_				. ~	-	~	-	ئہ ہ ۔۔	-				-1
0 0	C	-	: -	'n	S	. 73	<u>.</u> '	ی ۵	` <u> </u>	1	•	•		<u>-</u>	ŗ	٥	4	01	v 1	•	13	11	2	s ;	<u> </u>	17	n u	` =	-	2	æ	0		11	2	,	'n	2	1	'n	5	-	17	'n	د	2	'n	ĸ
8	9	7	1.2	33.	34	35	9.6		7	45	143	4	9 4	9	7	20	51	25	5,4	ţ	55	99	57	90	19	79	5 4	, (99	19	20	7			=			7 4	-	-	~	5	7.5	22	223		56	21
SL	-										_		-	-		_	-		-	•	-	-	-	7	-		-	-	. –	-	~	-		7 7	7 7			2 7							7 -			
18	0										0				0									0										9 9				90							0 (_	
Ξ	_	-	-		_	-		•	• -		-	_	-	-	-	_	-	٠.		•	_	-	_	~	_	٠.	-	-	-		~	_	•		-		-	٦-	-	-	~	-	•	~		-	•	_

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 115)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 116)

SEQ NO	0000	27880	06976	01973	57920	57930	57940	57950	57960	57970	57980	57990	58000	28010	58020	58030	04080	06090	28030	58080	58090	58100	58110	28150	58130	58140	06186	58180	58180	58190	58200	58210	58220	06280	58250	58260	58270	58280	58300	58310	58320	58330	58340	06586	58370	58380	58390	58400	58410	58420	58430	2
COMMENT		GC A DATA IN	!		GC B DATA IN			ORBITAL CHECKGUT			DOR IN			25K LN		TEI DATA A			TEL DATA B			DDAS (CIU) DĄTA IN			NA SEF LAB IN				READ			٠,		. 8 33			OCV		DOR		1	SSR		TEL A			TEL 8			DUAS IN		
VARTABLE	=02525252		776	=052525000	011	176	ZEKO	510	176	=0525250000	120	776	0000262620=	150	2042525252	035	176	=025252000	140	116	=052525000	045	(16	=02525252	160	776	=02>2525252	022	110	176	=0>25252524	724	=0.52520000	011	116	=000000000=	510	*025250C000	021	776	±0525250000	180	=02525252	035	176	*0125250000	1 50	176	=0252520000	77.	=05252525	1 1 1 1 1 1 1
0 P C	CLA	010	STO	CLA	2	STO	7	2 1	2 :	۲.	3 :		֓֞֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	, T	C 7	210	STÜ	CLA	010	STO	۲.	3 5	2 :	֓֞֞֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	2 6	STO	CLA	OI G	<u>-</u>	STO	ָרְאַ ניני		C 10	2	STO	CLA	25	7 7 C	C I O	STO	۲. در	35	CLA	013	STO	CLA	2	STC	ָבָּאַ בּיבּ	35	٠ ت	
SH7			1803			1803			JBE 3			1813		LBG3			J8H3			JBB 4			426			1864				1885		JHC5			3805		9501	10.		JBF 5		400	•		JBH5			JC81		יוננו	1	
OCT VAL	2525252			525250000					000000000000000000000000000000000000000	000067676		252520000	000076767		52525254			252520000			225250000		2636363	767676767			25252525			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	476767676		252520000			200000000		252500000			525250000		25252525			125250000		00000	000075757		52525254	1
UP OM DS 9 ADR	17 1 10 047	2 1 10	1 00 1		011.	 	~ ~ ~	21.					-		7 1 10	01 1 9	3 1 10 1	01 1 /	01 7	1 01 1	01 1	01 1 6	9/6 7 01 1 61		21	13 1 10 1 376	1 10	-	01 7 5	1 01 1	 		01	01 1 5	1 01 1	01 1 2		01	5 1 10	1 01 7	01 1 2	 	17 1 10 047	01 1 5	1 01 1	01 1 2	01 1 5	01.	 		01 1	
18 S FOC	101 0 9 1	9	9	9	o :		9	0 4	0 0	0 4	0 4	 		000	0 9	109	0 9	0 9	0 9	-	9	 	0 4	9 4	•	0 9	0 9	0 0	9	9		9 0	9 9	9	9	9	0 (9	0	7 0	9	9 0	1 6 0 157	9	0 9	0 9	9	9	0 4	9 9	9	

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 117)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 118)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 119)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 120)

SEC NO	60160 60170 60180 60180 60210 60210 60230	60240 60250 60250 60270 60270 60300 60310	00409 00809 00310 00310 00310 00310 00310	60410 60410 60430 60440 60450	60440 60440 60500 60510 60510 60510	60570 60580 60590 60690 60610 60630	60650 60660 60680 60680 60700 60710
CUMHENT						•	·
VARIABLE	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	111 = 0741700CC0 JEJS 776 137 111 = 111 = 151		TRS	= 02525252 403 403 716 = 0631463146 403 776 = 0146414630		403 403 776 =077600377C 403 403 776 =00017740C6
OPC	CLA CIC CIC XOR TN2 STO CLA CLA	T X C L C C C C C C C C C C C C C C C C C	STO STO CLA C10 C10 XOR TNZ CLA CLA	TEST CIO STO CLA STC PIO	ST0 ST0 ST0 ST0 ST0 ST0 ST0 ST0 ST0 ST0	810 810 810 810 810 810 810 810	. 810 810 810 810 810 810 810
LHS	JEB3	JED3	JEF3	3684 JEC4	JED4 JEE4 JEE4	JEG4 JEH4	JEBS
OCT VAL	036000000	74170000	311111100 0000001100	52525254	631463146	741703606	776003770
UP OM DS 9 ADR	-	111 0 104 7 10 101 10 101 10 101 10 101 10 101 10 10	-		13 10 1376 17 10 067 13 10 003 13 10 1376 17 10 070 13 10 003 13 10 100 13 10 100 14 10 100 15 10 100 16 10 100 17 10 100 18 10 100 19 10 100 10 10 10 100 10 10 100 10 10 100 10 10 10 100 10 10 10 10 10 10 10 10	13 1 10 1 003 12 1 10 1 003 13 1 10 1 146 13 1 10 1 103 13 1 10 1 303 13 1 10 1 303	
18 8 100	1 0 155 1 0 155 1 0 157 1 0 160 1 0 163	100166	1 0 175 1 0 175 1 0 177 1 0 200 1 0 200 1 0 203 1 0 203	1 1 0 205 1 1 0 206 1 1 0 207 1 1 0 210	1 0 212 1 0 214 1 0 214 1 0 215 1 0 217 1 0 220 1 0 220	10 225 10 225 10 227 10 231 10 233 10 233	1 0 234 1 0 235 1 0 240 1 0 241 1 0 241 1 0 241

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 121)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 122)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 123)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 124)

SEG NO	62440 62450 62440 62440 62440 62510 62510 62510 62510 62510 62510 62510 62510 62510	62590 62600 62610	62650 62660 62680 62680 62690 62700 62720	62730 62740 62740 62740 62770 62770 62810 62810 62820 62820	62850 62850 62860 62860 62900 62910 62910 62920 62930 62940 62940 62940 62940 62940 62940 62940 62940 62940 62940	-
COMMENT	RST INT 10	RESET INT 6	REG SETS INT 11 S SETS INT 12	RST INT 1.1 INT 1.3 RST INT 1.2	SETS INT 14 RST INT 13 READ B SMITCHES B2	
OPC VARIABLE	PIO 333 ADD LERO CID LERO LISCA TNZ = 0000400000 TNZ JEJ5 STO 776 STO 054 PIO 247 PIO 237 PIO 273 PIO 340 PIO 043	034 154 JELS	CK PIO READ SW SEL 776 077 2 ERO 154 = 0000200000	STU 776 CID 060 DID 057 ACC LERU CID 1657 TAC 1840 TNZ 1855 CHECK PIU READ EM REG SETS CIU 064 PIO 023	154 =0000040000 JEJS CK PID KEAD TEL SCANNER 776 070 220 =0100000000 JGB2 067 268 154 =000020000 JGBS 154 154 154 154 176 776	
LHS	• J ??		1000	J6F1	JGH1 JGH2	
OCT VAL	000000000000000000000000000000000000000		000020000	000001000	100000000	
UP DM DS 9 ADR	12 1 10 333 7 1 10 1 020 5 1 10 225 4 1 10 266 13 1 10 1 376 5 1 10 247 12 1 10 247 12 1 10 247 12 1 10 273 12 1 10 273 12 1 10 634 12 1 10 673 12 1 10 673 12 1 10 673	01 1	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	13 1 11 0 1 376 15 1 10 060 17 1 10 1020 5 1 10 224 4 1 10 266 13 1 10 1 376 15 1 10 063		
1H 1S S LOC	1 1 226 1 1 1 227 1 1 1 230 1 1 1 231 1 1 1 235 1 1 1 241 1 1 251		77777	222 22222 		

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 125)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 126)

SEQ NO	63590 63590 63600 63610 63610 63640 63650	63670 63680 63680 63710 63721 63730 63750 63750 63750 63750		6 5 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6
				•
COMMENT	DI 2,4,6	A	DI 1,3,5 RESET INT 3	DI 1,2,5,6
. 2				
VARIABLE	777 777 744 214 =0000001760 =000001240 1145 776 176 1770	0.34 -0.020 -0.020 -0.032 777 777 777 -0.10000000 -0.100000000000000000000000000000000000	=0000001760 JHJ5 JHJ5 776 776 =000000630 032 177 777 1154 1145	777 74 = 0000001760 = 0000001460 114,5 = 0000000146 032 777 777 777 777 777 777 777 7
OPC	STO CLA CIO CIO AND XON TNZ TNZ CLA		AND COLOR TO A NO. CO	
LHS	JH61	JHC2 JHD2	JHE2 JHF2	JHC3
OCT VAL	000001760	000000055	000000520	0000001760
ADR	377 073 214 230 232 153 376 032	256 256 277 277 256 2153 217 216	233 233 337 234 234 237 337 317 317	2000 2000 2000 2000 2000 2000 2000 200
6 SQ	0000000000			
¥0				
dO	E		954 47 55 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	
רסכ	5 4 4 5 2 5 2 5 3 5 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	665 665 73 73 74 74 74 74 74 74 74	75 76 76 100 100 100 100 110 111 111 111 111 11	116 116 117 117 117 117 117 117 117 117
S	000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
SI N	~~~~~~~~~~	************		

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 127)

SEQ NO	64150 64160 641170 641170 642170 64220 64230 64250 64250 64250	64290 64300 64310	64330 64340 64350 64350 64370	64380 64390 64400 64410	6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	64450 644510 644530 644530 644540 64540 64540	6447 64650 64650 64650 64640 64640	64660 64670 64680 64690 64700
COMMENT	01 3*4	JAJSA : TSYNC/GCSYNC CIRCUITRY OPERATION MONITORED BY OSCILLOSCOPE ONLY	SET I ISYNC PULSE	ATTEMPT SOLIO TSYNC RESET - DIODE CHK	SELECT TSYNC MODE SET 240 PPS ON TSYNC	ATTEMPT EARLY RESET -DIODE CHK COUNT 220 DEC MORD TIMES RESET 240 PPS ON TSYNC	SET SOLIO TSYNC ATTEMPT SOLID TSYNC RESET - DIOCE CHK COUNT 6 DEC WORD TIMES	RESET SOLID TSYNC DIODE CHK
VARTABLE	777 V4 24 214 2000000300 1HJ5 ERQ 032 V4 020 020 020 020 110		=067777776 072 =0000000014 K1	=0211777716 072 =0000000014 K1	= 06777776 = 067777776 072 102 = 0000000014 K1 = -03777777	=0.21111110 072 =0000000334 K1 •-1 =067777776 072 =0000000014	=-1 =07777776 072 =0000C00004 076 K1 =-1	2021111110 072 2ERO =053777776 076 2ERO
000	CTC CCL A AND CCL CCL A AND CCL CCL CCL CCL CCL CCL CCL CCL CCL CC	TRA+ CHECK OF CORRECT	CLA CLA SUB	CLA CLA SUB	TNZ CLA CLA SUB TNZ	CLA CLA CLA CLA CLA CLA	7NZ CLA CLA C10 SUB TNZ	A000 A000 A000
LHS	JHE3		1381				1,183	
DCT VAL	001100000	501047600	67777776	27777776	4100000000	0000000334 67777776 0000000014	000000000	53777776
OP OM OS 9 ADR	13 110 1 377 5 110 214 6 110 240 15 110 240 17 110 1 050 5 110 000 5 110 1073 5 110 1073 5 110 1073 5 110 1073	201	10011	0011		1 10 243 1 10 244 1 10 247 2 10 203 7 10 241 7 10 242 7 10 242 7 10 342	0000000	
IN 15 S LOC	2 0 136 2 0 136 2 0 146 2 0 146 2 0 146 2 0 146 3 0 151 2 0 151 3 0 151	0	00000	2220 7777	0000000 NNNNNN	1	0000000	0000000 NNNNNNN

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 128)

SEQ NO	64730 64740 64747 64747 64747 64747 6477 647	64930 64930 64930 64930 64930 64930 64930 64930 65000 65000 65000 65030	65190 65200 65210 65220 65230 65230 65230 65250 65250
COMMENT	SMITCH UP SET 1 GCSYNC PULSE ATTEMPT SOLIO GCSYNC RESET -DIODE CHK SELECT GCSYNC MODE SEL 240 PPS GN GCSYNC	ATTEMPT EARLY RESET - DIODE CHK CUUNT 220 DECINAL WORD TIMES RESET 240 PPS ON GCSYNC SET SOLID GCSYNC ATTEMPT SOLID GCSYNC RESET -DIODE CHK COUNT 6 DEC WORD TIMES RESET SOLID GCSYNC DIODE CHK 86 SMITCH UP	ATOR O EMBLE COMPARE SET ACCEL SIGNS PLUS
VARTABLE	200 200 201 301 301 301 301 301 3000000014 41 6-1 6-1 6-1 605 605 6000000014 61 61 6000000014 61 61 6000000014 61 6000000014 61 60000000014 61 60000000014	=05377776 076 076 1 = -1 1 = -1 1 = -0000000334 K1 1 = -073777776 076 1 = -073777776 077 077 1 = -053777776 077 077 077 078 1 = -053777776 077 078 1 = -053777776 077 1 = -053777776 077 078 1 = -053777776 078 1 = -053777776 078 1 = -053777776 078 1 = -053777776 078 1 = -0537777776 078 1 = -05377777776 078 1 = -053777777776 078 1 = -053777777777777777777777777777777777777	1,2,1,14,1,11, ACCELERONETER SIMULATOR PLUS STEP FROM Q+R=0 HJMB1 776 JMB1 V = 077777776 ENA 066
OPC	10 L009 2010 2010 2010 2010 2010 2010 2010 2	CCLA CCLU CCLU SUB CCLA CCLA CCLA CCLA CCLA CCLA CCLO CCLO	CHECK CHECK CHECK CHACK STO CLO CLO
CHS	•	Ти В 3	. JLB1 HJMB1
OCT VAL	010000000 13777776 000000014 53777776 000000014	53777776 000000334 73777776 0000000004 537777776 27777776	511055620
OP ON OS 9 ADR		17 1 10 245 17 1 10 244 2 1 10 244 17 1 10 252 17 1 10 252 17 1 10 252 17 1 10 052 2 1 10 052 2 1 10 052 4 1 10 252 17 1 10 245 5 1 10 252 17 1 10 245 5 1 10 255 17 1 10 245 6 1 10 245 7 1 10 245 8 1 10 245 9 1 10 245 9 1 10 245 9 1 10 245 9 1 10 245 9 1 10 245 9 1 10 255 9 1 10 255 9 1 10 255 9 1 10 255 9 1 10 257	1 11 40 17 1 11 040 13 1 11 1 40 13 1 11 000 5 1 11 000 5 1 11 066
IN IS S LOC		2 0 247 2 0 252 2 0 253 2 0 253 2 0 255 2 0 255 1 2 0 255 1 2 0 255 1 2 0 255 1 2 0 255 1 2 0 255 1 2 0 255 1 2 0 255 1 2 0 255 1 2 0 255 1 2 0 255 1 2 0 255 2 0 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 2 1 14 1 2 1 14 1 2 1 15 1 2 1 15 1 2 1 17 1 2 1 20 1 2 1 20

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 129)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 130)

SEQ NO	65860 65870 65880 65880 65890 65900	65920 65930 65930 65950	65980 65980 65980 65990 66000 66010	66030 66040 66050 66060 66060	66080 66090 66100 66110 66130	66140 66150 66170 66180 66190 66190	66210 66220 66230 66240 66250 66270 66280 66280	66310 66310 66330 66330 66340 66340 66340 66340 66410 66410
COMMENT	COMPARE NO COMPARE - INT 5	RESET INT S RESET MAIN INT LATCH	CORRECT ENTRY LOCATION 2 CHAN STEP FROM 00 TO 10	SET SUBTRACT INHIBIT		LOAD OPT REG G=1,R=0 CHECK OPT REG LOAD LOAD K CHAN CTR LOAD Y CHAN CTR	LOAD 2 CHAN CTR RESET SUBTRACT INHIBIT	COMPARE NO COMPARE - INT 5 INH Y CHAN SUBTRACT RESET INT 5 RESET MAIN INT LATCH CORRECT ENTRY LOCATION
VAKIABLE	404 =0000012500 121 121 121 125 777	110 110 777 V4	HJLJ4 JLJ4 JLB3 TEMP =0000012524 JLJ5	2	7105 51EP FROM G=1,8=0 776 HJNB1 VZ VJAJ5 404 404	00340064	146 126 2ERO 2ERO 2ERO 2ERO 14MB2 404 =0000012524	121 121 JLJ5 777 777 777 126 030 110 777 V4
0 P C	ST0 CLA C10 C10 TRA ST0	CIO CIO STU	XOR TN2 CLA TN2	CIC TRA STO Hove	CHECK STU CLA HPC STO STU	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	CCIC CIIO ADD ADD CLA CLA	C10 C10 STO C10 C10 C10 XDX
LHS	JL 34		HJLJ4	JLJ5 JLB3	JMB1 HJNB1		нјивг	7 X X X X X X X X X X X X X X X X X X X
OCT VAL	000075200		511045220	·	511121620	000012524	511071220	+000000000
OP OM OS 9 ADR	13 1 11 1 004 17 1 11 005 5 1 11 121 10 1 11 1 131 13 1 11 1 377	3 1111	15 1 11 046 4 1 11 132 17 1 11 076 15 1 11 006 4 1 11 131	10 11 126 10 11 134 13 11 1076 0 11 1031	13 1 11 1 376 17 1 11 047 1 1 11 47 13 1 11 1 10 11 17 1 11 1 004	17 1 11 006 5 1 11 052 5 1 11 052 17 1 11 007 5 1 11 136 17 1 11 007		5 111 121 10 111 131 13 111 131 13 111 1076 17 111 010 5 111 030 5 111 110 17 111 1377 13 111 1073
1M 1S 5 LOC	2 1 106 2 1 107 2 1 110 2 1 110 2 1 111 2 1 111 2 1 113 1 2 1 113		2 2222			2 1 1 4 4 0 1 1 4 4 0 1 1 4 4 0 1 1 4 4 0 1 1 4 4 0 1 1 4 4 0 1 1 4 4 0 1 1 4 1 1 1 1		1 2 1 157 1 2 1 160 1 2 1 160 1 2 1 163 1 2 1 164 1 2 1 165 1 2 1 167 1 2 1 170 1 2 1 170

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 131)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 132)

SEG NO	67000	67010	67020	67030	67040	67050	67060	67070	67080	00024	26024	00110	77120	02130	67140	05129	67160	67170	67180	67190	67200	67210	67220	67230	67240	67250	67260	67270	67280	67290	67300	67310	67320	67330	67340	67350	67360	6/3/0	00727	04240	07410	67420	67430	67440	67450	67460	07470	67480	67490	67500	01519	67520	67530	67540	67550	67560
COMMENT		LOAD Z CHAN CTR		Y CHAN			RESEI SUBTRACT INHIBIT						•	•	COMPARE	NO COMPARE - INT 5					INH Z CHAN SUBTRACT	RESET INT 5	RESET MAIN INT LATCH			CORRECT ENTRY LOCATION				2 CHAN STEP FROM 11 TO 10							NO COMPARE - INT 5			RESET INT 5	RESEL MAIN INT LATEM		•	CORRECT ENTRY LOCATION				X CHAN STEP FROM 11 TO 10							NO CURPARE - IN >	
VARIABLE	=0000340000=	146	+0005540064	142	136	Z ERO	126	ZERO	2E80	ZERO	HJN82	JNB2	404	=00000011116	121	121	JL JS	111	TEMP	<u>,</u>	126	. 0£0	110	111	*>	HJNK1	JAKI	JL 83	TEMP	=0000017764	31.15	HJNB3	JNB3	404	-0000011164	121	121	777	TEMP	0.0	011	111	*	HJNJ2	JNJZ	JLB3	TEMP	=0000015164	JLJ5	HJNB4	1884	404	*9/7I00000=	171	121	31.35
OPC	CLA	013	נרא נירא	3	2	CLA	2	ADO	A D C	ADC	CLA C	J H C	STO	CLA	2	<u> </u>	TRA	STO	STO	7	2	010	C 10	2	S1 0	XOR	¥ E	ZN_	CLA	XOR	TN2	7	J E	STO	۲.	9:0	3 :	4 T	210	013	010	CLA	STO	XOX	HPC	ZN1	CLA	XO.	1 N Z	CLA	٠	2.5	¥ ;	3	3 :	¥ ¥
LHS												HJNB2					JANC	JN82									HUNKI						HJNB3		,		:	L R B A							HJN32						HUNBA				:	6727
OCT VAL	000046000		490046700									511136620		921110000												;	511136220			000011164			511150220		10000										511147620			000012764			211160620		10000			
DS 9 ADR	11 014	941		761	11 130	020 1 11	11 120	070 1 11	070 1 11	070 1 11	11 057	11 57	11 1 004	11 013	17 171	171 11	11 1 131	11 1 377	910 1 11	11 1 032	11 126	11 030	011 11	11 1 377	11 1 073	11 060	09	11 1 132	11 1 076	11 012	11 1 131	190	19 11	*00 7 11	710 11	171 171	177 11	177 1 11	11 1 076	030	11 110	11 1 377	11 1 073	11 062	11 62	11 1 132	910 1 11	110 11	11 1 131	11 063	11 63	*00 1 11	110 11	121	171 11	161 1 11
MG do	11 11	^ :			٠:	1	^ ^	- ,	- I	-	- -		13	17	ŝ	2	07	13	13		3	<u>-</u>	-	17 1	- -	12	-		17 1		 !		~ .	1 ·	- ·	~ ·		2 =			· ~		13 1		~	-	1 1	12	~ +	7 21	~ :	- -	- ·	^ -	٠,	0
15 S LOC	2.1.25	7 7	7 .	7 .	7 7	7 7	7 -	7 .	7 1 7	2 1 2	2 1 2		~	~	~	7	7	2 1 275	7	7	7 7	~	7	~	7	7		1 30	7 30	1 31	116 1 7 1	1 31		1	16 1 3	2 1 315	10 1 2	2 1 3	2 1 32	2 1 32	2 1 32	2 1 32	2 1 32	2 1 32		2 1 3	2 1 3	1 331	2 1 3	2 1 3		2 1 334				F 7
X.		٠.	٠.			٠.	٠.	٠.		_	_		-	~		_	-	-	_	٠.	_		_		~	-		_	~	_	_	_			-	۰.		-	-	_	-	-	_				_	-	_	_	•		- 1		•	-

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 133)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 134)

SEQ NO		04189	00199	00100	0/100	00100	06100	00200	01799	07789	06280	04789	04289	09789	04210	08780	06780	008300	01600	02000	68340	045.84	05500	00000	0000	00000	68400	68410	68420	68430	68440	68450	68460	68470	68480	68490	98 500	68510	68520	06 489	04680	00000	68570	68580	06589	00989	68610	68620	68630	049840	06080	08990	08989	06989	68700	
COMMENT		•			COMPARE	NO COMPARE - INT S				PECET INT S				CODDECT ENTON JOCATION	CONNECT CAN'N LUCAILUM		-	X CHAN STEP FROM 10 TO 00						COMPARE	NO COMPARE - INT 5								CORRECT ENTRY LOCATION				Y CHAN STEP FROM 10 TO 00		SEI SUBIRACI IMMIBII								SET ACCEL SIGNS PLUS		LOAD OPT REG Q+R=1	CHECK UP! REG LUAD	TOAN Y CHAN CTO	< ~		LOAD Y CHAN CTR	RESET SUBTRACT INHIBIT	
VARIABLE	H.1PB3	JPB3	404	=0000012500	121	121	11.15	111	TEMP	010	011	221	. 42	HIP-12	35 TdF	19.15	TEMP	=0000000200	10.14	HJP84	JP84	404	=0000000=	121	121	JL 35	111	TEMP	030	011	111	**	HJPJ3		32.35	TEMP	4747	X	OF IT CTED COM OAGE!	776		1881	٧2	HJAJS	404	9111111110=	132	911100000=	250	121 =(1001500014	136	146	=0002540000	142	126	
OPC	CLA	HPC	STO	CLA	c Iu	010	TRA.	STO	210	073	010	4	STU	XOX	H	ZN1	CLA	XOX	TN2	CLA	HP.C	STO	CLA CLA	010	013	TRA.	STU	STO	010	010	۲ ا ا د	015	X 0 5	ر 4	7 N	۲. د ۲.	1 N Z	֓֞֞֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓		2 0 0	٠ د د	HPC	STO	נרע	STO	CLA CLA	010	۲. د ۲		2 5		213	CLA	010	C 10	í
SH7		нјрвз					JP.J2	1983				•			HJPJ2						HJP84					JPJ3	JP84							HJPJ3						100		HJR81	 													. (
OCT VAL		511035430		000012500			511054620								511035030			00000000			511046030		00000000			511054620								064440116								511121030				911111111		000011116		410005100	01000100		002540000			ı
OP UM DS 9 ADR	0.00 11 1 1.1		13 1 11 1 004	11 1	11	11	11 00 1 11 011	13. 1 11 1 377	910 1 11 1 61	11	111	1111	1 11 1	111	11 11 71	11 1	7 11 7	15 1 11 020	111	11.1	11 1	1 11 1	11 1	11	11 1	11 1	1 11 1	1 11 1	111	5 1 11 110	17 1 11 1 377	7 11 1	11 1 61		: ::	1 ::	: ::	5 1 11 1 033	•	72 1 11 1 276		1 11 1	0 1 11 1	1 11 1	1 11 1	1 1	11:	11 7	5 1 11 052	==	: -	11	11	2 1 11 145	111	
1M IS S LOC	1 30 65		9	3 0	0	3 0	0	1 30 73	9	3 0	0	3 0	301	3 0 1		0	0	1 3 0 104	9	0		0	0	0	0	0	0	-	0	1 3 0 117	- ·		5	•	Э:	0	9	1 3 0 120	>	-	1 3 0 131		0	0	0	ò	o (0	o c	9 0	· c	9	0	1 3 0 146	0	C 4 C 50 C

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 135)

SEQ NC	6871 6872 6873	6874 6875	9289	6877	6819	0889	1889	6883	6884	5889	9889	6887	8886	0689	1689	7689	6893	6894	4894 4894	1689	8689	6689	0069	1069	6069	4069	\$069	9069	1069	6069	0169	1169	6913	4169	\$169	9169	8169	6169	6920	1269	6923	6924	6925	6926	1740	
COMMENT	*				NO COMPARE - INT S				THE X CHAN SUBTRACT	RESELENT S	MAIN			CORRECT ENIRT COCATION			X CHAN STEP FROM 11 TO 00						NO COMPARE - INT 5			RESET INT S	RESET MAIN INT LATCH			CORRECT ENTRY LOCATION	-	1	Z CHAN STEP FRUM II IU UI				10 40 10 C	NO COMPARE - INT 5			4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DICELLA SATE			CORRECT ENTRY LOCATION	
VAR Í ABL E	2ERU 2ERU 2ERO	HJ082	7004	9111100000=	121	11.15	777	TEMP	126	0.0	110		*	1 376		TEMP	=00000005776	10.14	HJ083	1083	+0000005776	121	121	11.15	111	1 E S	0.50	111	*	HJQJ2	2000 2001	TEMP	=00000005752	401.H	1084	404	#0000005752 121	121	JL 15	111	TEMP	030	777	**	HJ073	
0 P C	ADU ADC ACC	CLA	STO	CLA	20	TRA	STO	sro See	ָרָא ברי		25	CLA	STO	X 0.) A	V 4	XOK	7 N 1	נרץ נרץ) C	C 7	013	010	TRA	ST0			۲. د د	STO	XOX:	7 ×	CLA	XOX	7 T	HP 5	STO	۲. در	25	TRA	STO	STO	013	2 5	STO	XOK	
CHS		9	79754			JOKI	1082							2						HJU83				1012	1083						7000				HJQ84				10.13	1084						į
OCT VAL		0.1070113	064070116	91110000		511054620								0100010119	060010116		0000005776			080201116	0000005116			511054620							211101430		000005752		511112430		0000005752		511054620							!
OP DM DS 9 ADR	7 1 11 1 020 7 1 11 1 020 7 1 11 1 020 7 1 11 1 020	17 1 11 075	3 1 11 1	17 1 11 013	5 1 11 121	111 0	3 1 11 1	13 1 11 1 076		020 11 1 5	5 1 11 110	1 11 1 2	13 1 11 1 073	0/0 11 1 51	9/ 11 1 7	1 11 1 2	15 1 11 021	11 1 4	11:	1 11	17 1 11 021	11 1 5	2. 1.11	11 1 0	13 1 11 1 377	1 11 1	090	17 1 11 1 377	13 1 11 1 073	5 1 11	001 11 1 7	1 11 1 2	15 1 11 022	17 1 11 500	:::	13 1 11 1 004		171 11 1 6	: -	13 1 11 1 377	3 1 11 1		2 1 11			
18 S LOC	1 3 0 150 1 3 0 151 1 3 0 152	3 0 15	3 0 8	1 3 0 155	20	0.0	3 0	- 0 - 0	 	9 0	0	3 0 1	3 0 1	- 0 5	۰,	9 0	.O .e	1 30175	9	6	3 0 6	.0	3 0 2	3 0 2	7 C	, c	90	. ~	. O .	7 .0	3 0 21	3 0 21	1 3 0 215	0 6		3 0	0 0	n (, u	1 3 0 225	3 0	3	9 6	9 0	90	

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 136)

SET SUBTRACT INHIBIT SET SUBTRACT INHIBIT SET SUBTRACT INHIBIT SET ACCEL SIGNS MINUS SET ACCEL SIGNS MINUS SET ACCEL SIGNS MINUS CHECK OPT REG LOAD LOAD Z CHAN CTR LOAD Z CHAN CTR SESET SUBTRACT INHIBIT COMPARE NO COMPARE — INT S SOFTO	
SUBTRACT INHIBIT ACCEL SIGNS HINUS CR OPT REG Q=0.R=1 CR OPT REG Q=0.R=1 CR OPT REG CADO O Y CHAN CTR O X CHAN CTR ET SUBTRACT INHIBIT ET SUBTRACT ET SUBTRACT ET TAIN INT LATCH RECT ENTRY LOCATION RECT ENTRY LOCATION RECT ENTRY LOCATION RECT COMPARE - INT S COMPARE - INT S	
CCEL SIGNS MINUS OPT REG Q=0,R=1 C OPT REG LOAD Y CHAN CTR Z CHAN CTR Z CHAN CTR SUBTRACT INHIBIT INT S MAIN INT LATCH MAIN INT LATCH W STEP FROM OL TO IL NRE NRE	ξ #
CCEL SIGNS MINUS OPT REG G=0.R=1 OPT REG LOAD Y CHAN CTR Z CHAN CTR Z CHAN CTR S SUBTRACT INHIBIT S LINT S I	CLA
SET ACCEL SIGNS MINUS LOAD OPT REG Q=0,R=1 CHECK OPT REG Q=0,R=1 LOAD Y CHAN CTR LOAD Z CHAN CTR LOAD Z CHAN CTR RESET SUBTRACT INHIBIT RESET INT S RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FRON OI TO II Y CHAN STEP FRON OI TO II	STO
LOAD OPT REG Q=0,R=1 CHECK OPT REG Q=0,R=1 CUAD Y CHAN CTR LOAD Z CHAN CTR LOAD Z CHAN CTR RESET SUBTRACT INHIBIT RESET INT S RESET INT S RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FROM OI TO 11 Y CHAN STEP FROM OI TO 11	CLA HJAJS
LOAD OPT REG Q=0,R=1 CHECK OPT REG Q=0,R=1 CHECK OPT REG Q=0,R=1 LOAD Y CHAN CTR LOAD Z CHAN CTR RESET SUBTRACT INHIBIT RESET INT S RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FRON OL TO 11 Y CHAN STEP FRON OL TO 11	
COMPARE COMPARE LOAD Y CHAN CTR LOAD Z CHAN CTR LOAD Z CHAN CTR RESET SUBTRACT INHIBIT RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FRON OI TO 11 Y CHAN STEP FRON OI TO 11	C10 132 CLA =0000005252
COMPARE COMPARE NO COMPARE NO COMPARE NO COMPARE NO COMPARE NO COMPARE NO COMPARE NO COMPARE NO COMPARE NO COMPARE NO COMPARE NO COMPARE NO COMPARE NO COMPARE NO COMPARE NO COMPARE NO COMPARE	
LOAD Y CHAN CTR LOAD Z CHAN CTR RESET SUBTRACT INHIBIT COMPARE NO COMPARE - INT 5 IMM Y CHAN SUBTRACT RESET INT 5 RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FROM OI TO 11 Y CHAN STEP FROM OI TO 11	
LOAD Z CHAN CTR LOAD Z CHAN CTR LOAD Z CHAN CTR RESET SUBTRACT INHIBIT COMPARE NO COMPARE - INT 5 RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FRON OI TO 11 Y CHAN STEP FRON OI TO 11	CLA =0000340126
LOAD 2 CHAN CTR RESET SUBTRACT INHIBIT COMPARE NO COMPARE - INT 5 INH Y CHAN SUBTRACT RESET INT 5 RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FRON OI TO 11 Y CHAN STEP FRON OI TO 11	
COMPARE NO COMPARE - INT S INH Y CHAN SUBTRACT RESET INT S RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FRON OL TO 11 Y CHAN STEP FRON OL TO 11	
COMPARE NO COMPARE - INT S INH Y CHAN SUBTRACT RESET INT S RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FRON OL TO IL COMPARE NO COMPARE - INT S	C10 146
COMPARE NO COMPARE - INT S INH Y CHAN SUBTRACT RESET INT S RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FRON OI TO 11 Y CHAN STEP FRON OI TO 11	
COMPARE - INT S INH Y CHAN SUBTRACT RESET INT S RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FRON OL TO 11 Y CHAN STEP FRON OL TO 11	ACU ZERO
COMPARE - INT S INH Y CHAN SUBTRACT RESET INT S RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FROM OL TO 11 Y CHAN STEP FROM OL TO 11	
COMPARE - INT S INH Y CHAN SUBTRACT RESET INT S RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FRON OL TO 11 Y CHAN STEP FRON OL TO 11	
COMPARE NO COMPARE - INT 5 INH Y CHAN SUBTRACT RESET INT 5 RESET INT 5 RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FROM OI TO 11 Y CHAN STEP FROM OI TO 11	STO 404
NO COMPARE - INT S INH Y CHAN SUBTRACT RESET INT S RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FROM OI TO 11 COMPARE NO COMPARE - INT S	
INH Y CHAN SUBTRACT RESET INT S RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FROM OI TO 11 COMPARE NO COMPARE — INT S	010
INH Y CHAN SUBTRACT RESET INT S RESET HAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FROM OL TO 11 COMPARE NO COMPARE — INT S	JRKI 188 JLJ3 JRB2 STU 777
INH Y CHAN SUBTRACT RESET INT S RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FROM OL TO 11 Y CHAN STEP FROM OL TO 11 COMPARE NO COMPARE - INT S	STO TEMP
RESET INT S RESET MAIN INT LATCH CORRECT ENTRY LOCATION Y CHAN STEP FROM OL TO 11 COMPARE NO COMPARE - INT S	
CORRECT ENTRY LOCATION Y CHAN STEP FROM OL TO 11 COMPARE NO COMPARE - INT 5	
CORRECT ENTRY LOCATION Y CHAN STEP FROM OL TO 1.1 COMPARE NO COMPARE — INT S	CLA 777
CORRECT ENTRY LOCATION Y CHAN STEP FROM OL TO 11 COMPARE NO COMPARE - INT 5	
Y CHAN STEP FROM OL TO 11 COMPARE NO COMPARE - INT S	XOK HJRKI HIDKI HDC 10KI
Y CHAN STEP FROM OL TO 1.1 COMPARE NO COMPARE - INT S	TNZ
Y CHAN STEP FROM OI TO 11 COMPARE NO COMPARE — INT 5	
COMPARE - INT 5	•
COMPARE NO COMPARE - INT S	
COMPARE NO COMPARE – INT S	CLA HJRB3 HJRB3 HPC JRB3
COMPARE NO COMPARE – INT 5	STO
- INT 5	
- INT 5	121 013
869	010
	9483 STO 777

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 137)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 138)

OCT VAL
н. 1582
JSK1 JSB2
HJSKI
HJS83
JS J2 JS B3
SLSLH.
HJS84
JS J3
HJS.13

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 139)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 140)

SEC NO	71510	71590 71590 71600 71610	71630 71640 71650	71660 71670 71680	71690 . 71700 . 71710	71720 71730 71740	71750	71790	71810	71840 71850	71880	71890 71900 71910	71920 71930 71940	71950	71980	72000	72030 72040 72050	72060 72070 72080	72090	72120
COPMENT	CORRICT ENTRY LOCATION	Y CHAY STEP FROM CO TO OL		COMPARi Nu compare - Int 5	RESEL INT 5	KESET HAIN INT LATCH	LURRECT ENTRY LOCATION	X CHAN STEP FROM OO TO 01	SET SUBIRACT INHIBIT	1 ?			·	LUAD X CHAN CTR	RESET X CHAN SUBTRACT INHIBIT	LOAD OPT REG 9+R=0 CHECK OPT REG LOAD	LOAD V CHAN CTR RESEI Y CHAN SUBTRACT INHIBIT	RESET COMPANE	LOAD Z CHAN CTR RESET Z CHAN SUBTRACT INHIBIT	ACCEL SIGNS X=PLUS,Y=MINUS,Z=PLUS
VARIABLE	HJTJ2 JTJ2 JPJ5	TERP #0000000252 JPJ4 HJT84	JTE4 404 =UC00C00252	121 121 3635	777 TEMP U3C	777	17.13 17.13 1.015 1.600	=0000005252 JPJ4 K77	126 JUbi	REGISTER RATE REGEN HJUBI	776 JUB1	HJVH1A JVB1	V2 HJAJ5 404	=0000000044 136 =000000000	126 2ERU	052 121 =00011CCC02	142 126 26NU	/ERD 066 =0001100900	146	137
0 60	XOK HPC 1N2	CLA XCX TNZ CLA	STO	C1C C1C	575 575 510	ST0	TNC TNC	X 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	C10 TRA	CHECK	STO	CLA	STO STO	C I C	CLO	010 010 010	C10 C10	0 C C C C C C C C C C C C C C C C C C C	225	010 C1C
LHS	HJT J2	!	49164	JT J3	Jr 84		HJTJ3			• JUB1	HJUB1	HJVBLA								
OCT VAL	511102230	25200000	0000000252	511054620			511112630	000005252	511010040		911010040	511010240		0000000044		00110005		001100000	61000000	71000000
UP DM DS 9 ADR	15 1 11 124 1 11 124 4 1 11 356	17 1 11 1 076 15 1 11 027 4 1 11 355 17 1 11 125		:==:	5 1 11 036	=======================================	4 1 11 1 126 17 1 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	15 1 11 023 4 1 11 355 17 1 11 1 033	; :=== :	11 1 2				5 1 11 136	5 1 11 1 7 1 11 1	===	5 1 11 142 5 1 11 1 126 7 1 11 1 020	- 	5 1 11 146	==
1M 1S S LUC	1 21	1 3 1 215 1 3 1 216 1 3 1 217 1 3 1 220	2 1 2		3 1 230		2 1 2	1 3 1 237		0	o .	· .)) O	300	44	444	1 4 0 37	444	4 4 4 0 0 0	99

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 141)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 142)

SEQ NC	72700 72710 72710 72730 72740 72740 72770 72710	72890	72910	72940	72960	72980	72990	73010	73020	73040	73060	73070	73090	73110	73130	73150	73160	73180		73220	73240	73260
CORMENI	X STEP FROM 01 TO 00 Y STEP FROM 10 TO 00 Z STEP FROM 01 TO 00 SET SUBTRACT INHIBIT		~						SET COMPARE	LOAD Z CHAN CTR	RESET & CHAN SUBTRACT INHIBIT	LOAD OPT REG Q+R=1	CHECK OPT REG. LOAD	LOAD Y CHAN CTR RESET Y CHAN SUBTRACT INHIBIT	DESCRIPTION OF STREET	אר לרי כפון אינ	LOAD X CHAN CTR	RESET X CHAN SUBTRACT INHIBIT	ACCEL. SIGNS X=MINUS, Y=PLUS, Z=MINUS			Z STEP FROM 11 TO 10
VARIABLE	121 =0000000512 JUJ2 777 777 777 171 121 =0000000012 JUJ2 171 171 171 171 171 171 171 171 171 17	1,4,1,20,1,11,	REGISTER RATE REGEN HJVB1 776	1475	HJYBI	٧2	HJAJ5 404	K77	0000110000 =0001100000	146	126	=00000 1///6 052	121 =0001100010	142	2EHU	=0000cc0044	136 2ERO	126	132	717 717	121	-922 100000=
000	CC10 CC10 CC10 CC10 CC10 CC10 CC10 CC10	080	CHECK	HPC	CLA	STU	CLA STU	CLA	0 Z C C	010	010	520	2 V 2 V 3 V	010 010	Q C	CLA	0 TO	010	210	STO	STC	X O X
LHS	srar spar	700	JVB1	HJVB1	2															1900		
OCT VAL	2150000000			511010240	076761115				000001100	*10000000		97770000	010001100			990000000		*0000000				491110000
OP ON US 9 AUR	13 11 073 5 11 1073 6 11 1056 7 11 1073 7 11 11 1073 7 11 1073 7 11 11 11 11 11 11 11	=======================================	17 1 11 1 131		17 1 11 132	:::::::::::::::::::::::::::::::::::::::	17 1 11 1 030		5 1 11 066		:::	==	: :	 	17 1 11 1 020	::	5 1 11 136	:==	: = : : - :	13 1 11 1 377		15 1 11 012
IM IS S LOC	44444444444444444444444444444444444444	7	1 4 1 20	·	1 4 1 23			-							- -	٠.				1 4 1 54		·

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 143)

SEQ NC	73840 73850 73860 73860 73900 73910 73920 73940 73940	73970 73980 74000 74010 74010 74010 74010 74010 7410 74	74330 74340 74340 74360 74330 74330 74390
COMMENT	Y STEP FROM 10 TO 11 X STEP FROM 01 TO 11	VES AND A/D CONVERTERS TO POSITION 1 DISABLE COMPARE SEL LVDA +28A READ A/D CONVERTER LESS THAN 27.5 LVDA + 268 READ A/D CONVERTER LESS THAN 27.5 GREATER THAN 28.5 SEL LVDA + 28C REAU A/D CONVERTER LESS THAN 27.5 GREATER THAN 28.5 GREATER THAN 28.5	SEL LVDA + ZBU READ A/D CONVERTER LESS THAN 27.5
VARIABLE	V4 121 = UOCCCO5776 JVJ2 777 777 777 V4 121 = 121 121 240	CHECK LVDA POWER SUPPLY LINES AND A/D CONVERTERS SET DA POWER SUPPLY LINES AND A/D CONVERTERS SET DA POWER SUPPLY SWITCH TO POSITION 1 OCCI 1 OCCI 21 OCCI 21 OCCI 22	
THS OPC	STU C1C C1C VJS STC CLA STC C10 C10 C10 C10 C10 C10 C10 C10 C10 C1	0.00 C C C C C C C C C C C C C C C C C C	510 510 510 510 510 510 510 510 510
OCT VAL	677.400000 L	311120 3400 3400 35011120 7	
UP OM DS 9 AOR	13 1 11 1 073 5 1 11 1 273 6 1 11 1 243 13 1 11 1 377 17 1 11 1 073 5 1 11 1 073 15 1 11 1 073 17 1 11 1 020 13 1 11 1 020	11	5 1 11 025 13 1 11 076 2 1 11 13 14 1 11 1376 13 1 11 1376 17 1 11 1376
IM IS S FOC	1	1	

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 145)

SEQ NO	744 744 7444 7444 7444 7444 7444 7444	74550 74550 745510 745510 745510 74550 74550 74550 74550 74550 74710 747
	•	
COMMENT	GREATER THAN 28.5 READ B SMITCHES B2 SET LTE ERRUR LAMP	SET INT INHIBIT RST INT 14 INHIBIT ALL INTERRUPTS RST INT REG
VARIABLE	JyJ5 220 =010000000 JyH1 JyH1 TEPP =0000000400 603 H95P7	SEI AND RESET TETH LATCH TELH UP FOR TWO WORD TIMES STO 776 CLA 600 CLA 6000000000 CLA 6000000000 CLA 600000000 CLC 623 CLC 154 600000000 TN2 CLC 154 600000000 TN2 SET INT 14 60000000 TN2 623 CLC 154 6000000000 TN2 SET AND RESET DST LATCH DST UP FOR ONE WORD TIME CLC CLC CLC CLC CLC CLC CLC CLC CLC CL
OPC	TMI CIN TNV TRA TRA CIN CLA HOP	SEI AND STORY OF TELH UP STORY OF TELH UP STORY OF TELH UP STORY OF TELH UP FELL OF TELH UP FELL UP FELL UP FELL OF TRA*
LHS	JV 12	1781 1781 1791 1795
OCT VAL	00+000000 000000001	000040000
UP DM OS 9 ADR	14 111 274 5 11 220 6 11 210 7 111 250 10 111 263 11 111 273 12 111 273 13 111 273 14 111 273 17 111 076 18 111 076	1 1 1 1 1 1 1 1 1 1
10 S S LOC	1 4 1 236 1 4 1 236 1 4 1 240 1 4 1 241 1 4 1 243 1 4 1 243 1 6 1 245 1 6 1 245 1 6 1 245 1 7 1 245	1

SEC NO	74860	74880	74900	74910	74920	74940	74950	14960	74970	14990	15000	15010	75020	75040	75050	75060	75070	15090	75100	75110	75120	75140	75150	75160	75170	75190	75200	75210	75220	75240	75250	75270	75280	75290	75300	75320	75330	75340	75350	75.370	75380	75390	75400	75420	
COMMENT					EXERCISE TELEMETRY POWER SUPPLY SENSE INDICATORS					REMUVE ADDRESS			REEP AUDRESS			RESET TEL P.S. SENSE	RESET INDICATOR			230 MIG 040	ENABLE TEL. P.S. SENSE				DELAY 894 MSFC.		-		DISABLE IEL P.S. SENSE	DELAY	•	-	=24					INCREMENT ADDRESS				DELAY 20 MSEC.			
VARIABLE	1,5,0,20,1,11,	LCKIG	MAHIA	H2P1	E TELEMETRY POWER	25K0	ACTR 0.66	\$ -	MAEI	KX8	TEMP	KAACI	TEMP	MAEI	1,11	=000010000=	=00000000=	623	MAH!	7022	=000010000=	613	HAL!	HAF!	=0000025234		1-1		-000010000 623	MAHL	¥	HCTR	=000000000	100	MCATA	1,5	MAEL	KS2	1771	HADI	111	=0000000340		111	
OPC	CRG	CLA TMI	1 N Z	101 104	EXERC15	CLA	ב ב ב	200	CL A	ANE	STC	4 6) X	STC	SCS	יו. נוש	C L A	213	4 4 5	۲. با د	Ct A	213	TRA	4 2 2 2	CLA	Sue	1×2	2	200	TRA	4 C	STO	SUB	747	נר א	CCS	CL A	ACC	יייי פיייייייייייייייייייייייייייייייי	TRA	STü	כר	1 N 1	함	
LHS		MABI		MARIA	•	MACI											MAD1		144	1042				T V				u V	i i						KMAEL	MAGI					r AH 1				
OCT VAL				531054270	! !											00001000	000040000				00001000				000025234			00001000	200000000				000000090									000000390			
UP OM OS 9 ADR	111 135	17 1 11 1 665	=:	00 1 11 216	!	17 1 11 1 020	==			1 % 1	13 1 5 1 076	- ^ 1	1 5 1	1 5	<u>.</u>	- - -	:	5 1 11 1 523		5 1 11 022	: -	1 11 1	= : - :	=======================================	17 1 11 221	1 11 1	4 1 11 056	: ::		=:	450 T T T Z	: : = :	2 1 11 222	==	111	5 1	17 1 5 046	- - -	-	10 1 11 043	1 11 1	17 1 11 223		0 1 11 1 377	
IM IS S 10C	1 5 0 20	1 5 0 20	200	·		0	- 0	0	0	0	0	,	0	0	9	0	0	0:	5 C	, 0	0	0	0	,	, 0	0	0 5	-	0	0	-	0	0	-	0	0	0	0 0	9 0	1 5 0 100	0	0 0	0	0	

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 147)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 148)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 149)

SEG NO	76570 76580 76590 76610 76610 76630 76630	76670 76690 76700 76710 76720 76730 76750 76750 76750	76800 76810 76820 76830 76850 76850 76870 76920	76960 76960 76960 76980 76980 76980 77000 77000	70507 7070 7070 7070 7090 770 9017 9117 7117
COMMENT	SEL + 6 VDC TEL CHL READ A/D CONVERTER	SEL + 6 VDC SIG TEL CHL READ A/D CONVERTER	SEL - 6 VOC TEL CHL READ A/D CONVERTER	SEL -20 VDC TEL CHL READ A/D CONVERTER	BIT 11 BIT 12 LOAD DIN REG RIT 11
VARIABLE	K100A JXJ5 JXJ6 K100B TEMP JXJ5 JXJ5 JZ3 025 TEMP	K10CA JXJS 776 776 JXJ3 776 333 025 FEMP FEMP 776	TEHP JXJ5 JX5 JX15 JX100A TEMP TEMP TEMP JX15 JX15 JX15	776 353 025 025 K100A JXJ5 776 K100R K100R JXJ5 JZJ5	1,5,4,20,1,11, =00001 7,6 6,7 =000000000 6,2 =0000000000 0,2 =0000100000 613
OPC	SUB STO CLA SUB STO STO CIU	SUB STC CLA SUB STC CIO CIO STC STC STC STC	CLA STC C10 C10 C10 C10 C10 C10 C10 C10 C10 C1	STC C10 C10 STC SUB TMI SCLA SCLA TMI	086 010 010 010 010 010 010
LHS	JZAL	1276	J261	1976	11,51
OCT VAL		·			0000010000 0000400000 000003416
9 ADR	166 1 307 1 376 1 676 1 307 1 376 1 323 025	166 1307 1376 167 1307 1376 1076 1076 1307	167 1 076 1 376 343 025 1 076 1 307 1 67 1 076	1 376 353 025 1 076 1 307 1 307 1 307 1 307	200 220 1 376 1 223 226 226 022 220 220
0.8					
- 6					
8	24	~427~45 <u>~~5</u>	Z 0 4 E 2 8 E 2 4 E Z 0 4		
20	333333333333333333333333333333333333333	WWW44444444 000000000000000000000000000	252 253 254 256 256 260 260 265 265 265 266	201122 27232 27232 2000	20 22 22 22 24 25 30
SL			0.0000000000000000000000000000000000000		
<u></u> 2			w-m m m-m-m m-m-m m-m-m		
ĭ					

SEO NC	77140 77150 77160 77170 77170	77200 77200 77210 77220	77240 77250 77260 77270 77290 77290	77310 77310 77310 77340 77340 77360	77380 77390 77400 77410 77420 77430 77440	77460 77460 77490 77500 77510 77520 77530	77550 77560 77570 77580 77590 77590	716210 71620 71630 71650 71650 71610 71610
COPMENT	DELAY SEL + 20 VDC TEL CHANNEL READ A/N CONVERTER	SEL + 12 VDC TEL CHL READ A/D CONVERTER	SFL + 6 VDC TEL CHL READ A/D CONVERTER	SEL + 6 VDC SIG TEL CHL READ A/D CONVERTER	SEL - 6 VDC TEL CHL Reau a/d converter	SEL -20 VDC TEL CHL READ A/D CONVERTER	BIT 11 BIT 12	LOAD DIN REG BIT 11 DELAY SEL + 20 VDC TEL CHANNEL READ A/D CONVERTER
VARIABLE	##H1 303 025 K100C **2	776 313 025 K100C	776 323 025 TEMP K100A JXJ5	776 K100H IEMP JXJ5 JX5 333 025 K100	######################################	. 775 775 776 15MP 1745 175 175 175 175 175 175 175 175 175 17	174 176 =000100000 623 =000000000000000000000000000000000000	022 =C0001CCC00 613 MAH1 303 025 K100C JXJS
OPC	CIC CIC CIU SUB TMI	STC C10 SUE	STC C1C STC SUB TMI	STO CLA SUB TM1 STC C10	7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	STC CLA SUB TMI STC CIO CIO	CC C C C C C C C C C C C C C C C C C C	CLG CLA CLC CLC CLC CLC SUB TM1
LHS		J2 A2	J282	7026	JZE2	1262	JZH2	J2K2
OCT VAL					·		000010000	000001000
OP OF 05 9 AOR		13 1 11 1 376 5 1 11 313 5 1 11 025 2 1 11 171 14 1 11 1 307					13 1 1 1 376 17 1 1 1 220 5 1 1 1 223 17 1 1 1 223 5 1 1 1 223	5 1 11 022 17 1 11 220 10 1 11 101 5 1 11 303 5 1 16 025 2 1 11 1 171 14 1 11 1 376
1M 1S S LOC	~~~~~~ ~~~~~~~	~ ~ ~ ~ ~ ~ ~		*******				5 1 1 1 5 1 1 1 5 1 1 1 1 1 5 1

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 151)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 152)

SEC NO		78280	18290	004.07	0.00	01697	/8320	78330	78340	78350	78360	07697	0000	00001	0658/	18400	78410	78420	78430	18440	78450	78460	78470	78480	18490	78500	78510	78520	78530	78540	78550	78560	78570	78580	78590	78600	78610	78620	78630	78640	78650	78660	78670	08987	06987	00/6/	78720	78730	78740	78750	78760	78770	78780	18790	78800	78810	78820	78830	78840	
СОРМЕНТ						2 FT 9 X	מברע ו	()F.L.A.Y	Sel + 24 S16	READ A/D CONVERTER								•		61 110		DE LAY	DELAY	SEL + 28 SIG	READ A/U CONVERTER									BIT 24		DELAY		Set + 28 SIG	READ A/D CONVERTER							•	811 17		OELAY	DELAY	SEL + 28 SIG	READ A/D CONVERTER								
VARIABLE	777.		K 1	613	176	177		77.	43.5	025	LEYP	K 100H	SEXE	776	3031 X	0.31	. 4	77.7	0073030000=	(D) (D) (D) (D) (D) (D) (D) (D) (D) (D)	6 7 0		- 104E	49.3	025		KICOE	SCXC .	176	K100F	TEMP	JXJS	776	+00000000e	613	MAJI	IPAI	453	025	Q. ₹.	K 100K	5,7,5	2001	0.11	57 XT	176	#00000000000 #000000000000	623	HAJI	MAJI		629	TENP	K 100E	JXJS	176	K100F	TEMP	STXT	
OPC	212) ·	ָרָרָם ניים	<u>၂</u>	SIC	134	401	2 4	ָ ֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֖֓֞֝֞	1	STC	SUR	- -	STC	۷ ت	477	; = ; = ; =		5 5	1	2 6	4 : - 1	¥ ;	3 3	<u>ن</u> د	STC	SUB.	Ξ	STO	۲ دل	SUR	¥	STO	CLA	0	TRA	4 A	<u>ت</u>	2	ST0	SCE	E (, - -	1 1) <u>=</u>	STC	CLA	CIC	T.A.A.	TRA	C 10	213	STC	SUB	Ξ	STC	CLA	SUB	ī E	
LHS	21 21	0.70			J2K3													17.00	-														1264													7264														
OCT VAL																			00000000								-	•						000000000													0000010000													
OP OM OS 9 ADR	13 1 11 1 376	: -	-	2 1 11 1 513	13 1 11 1 376	10 1 11 054	=	: -	1111	620 11 1 6	9/0 1 11 1 11	2 1 11 175	14 1 11 1 307	13 1 11 1 376	17 1 11 174	2 1 11 1 076	14 1 11 1 307	72¢ (17 1 11 211	5 1 11 1 223	450 111 01	: =	11 1 01	5 1 11 1 6	620 11 1 6	910 1 11 1 61	2/1 11 1 7	14 1 11 1 307	- - -	17 1 11 173	2 1 11 1 076	1 11 1	1 11 1	= -	1 1 1	-	10 1 11 054	5 1 11 1 053] : 	13 1 11 1 0/6	111 1 7	106 1 11 1 41	1 : :	7 1 11 1 076	14 1 11 1 307	13 1 11 1 376	17 1 11 230	1 11 1		10 1 11 054	5 1 11 1 053	11 1	13 1 11 1 076	2 1 11 172	1 11 1	13 1 11 1 376	17 1 11 173	9/0 1 11 1 7	14 1 11 1 307	
15 5 600	112151	1 5 1 212	217	612 1 6 1	1 5 1 214	1 5 1 215	1 5 1 216	1 5 1 217		022 1 6 1	127 1 5 1	1 5 1 222	1 5 1 223	1 5 1 224	1 5 1 225	1 5 1 226	1 5 1 227	1 5 1 230	1 5 1 231	1 5 1 232	1 5 1 233	777 1 2 1	100 1	1 5 1 234	067 1 6 1	107 1 0 1	067 1 5 1	167 1 6 1	757 1 4 1	1 5 1 243	1 5 1 244	1 5 1 245	9 7 7 5 1	1 5 1 247	1 5 1 250	152 1 5 1	1 5 1 252	52 1 5 1	467 1 6 1	667 1 6 1	007 7 7 7	1 2 1 221	1 5 1 261	1 5 1 262	1 5 1 263	1 5 1 264	1 5 1 265	992 1 5 1	1 5 1 267	022 1 5 1	1 5 1 271	1 5 1 272	1 5 1 273	72 1 5 1	5 1 275	1 5 1 276	1 5 1 277	006 1 5	106 1 4 1	

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 153)

SEC ND	78930	78940	78950	78960	01691	00602	19000	01067	19020	79030	19040	19050	79060	79080	06062	19100	01162	02162	05161	79150	19160	02162	0816/	19200	19210	19220	79230	05261	19260	19210	79280	79300	79310	0256/	19340	19350	04.67	79380	19190	19400	02767	19430	19440	79450	19470	79480	0545
COMMENT			TEST LVDA-ME	VISUAL PALIERN					TO RIN 9 AND 10		RESET TEL AND PWR TEST								TEN		SET EQUAL TO ZERO				CAL POINT NR 26	4ESET S.1.	HITS 23.25		BIT 14	RESET DD ERRORS		SET INT 15 INHIBIT		BIY 21	FUEL SEGUENCE	DELAY 75 MSEC.					DELAY 15 MSEC.		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	END OF COUNT			
VAK IABL E	1,7,1,40,1,13,2	11	SMITCHING	5	NACI	LCh	NAPLC	rc _E		NAFI	=5050002200	7 E B C	022	045	036	DIAN	=000000000 =0000000000	THE	=000CC00024	NACIA	T LWE	ت ا ا	ALGAN	777		=000000000=	=000000012	603	=0000100000=	623	060	0000010000=	000 227	=0000000+0	633	=0000001622	1	154	=000010000=	NA J5	=0000000	K1	NAMIA O CLE INE DE DECORE CNO OF COUNT		±00000100000	NAK 1	VA.J
CPC	ORG	ROUTINE	2 4 4 7 7		IWI	CLA	Ξ	STC	T & A .	< ·	֓֞֞֝֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	۰ د د	010	010	<u>ا د</u>	4 .	א ני פיני	STC	SUB	2 N.	210	7 P P	- K	STU		CLA	נונ נונ	213	CLA	213	ر ار د ارد	CLA	010	. J.	010	ر ۲	2 N Z	CIC	ANC	1 N Z	7 Z	Sue	7N7	אבנה ביים ביים	ANL	1 N Z	t T
LHS		* 1		NABI				NAHIC	NABIA	MABIC						;	17							NAFL	•		NAGI					NAGIA	1									NAHIA		•			
הכנ מער									000500105	00000000	000000						200000000		920000000							00000000	210000000		000010000			00001000		00000000		000001622			000010000		000000566				000010000		
DP DP DS 9 ADR	1 13 2			1 13 1	1 13 1	7 . 6 .	1 2 1		1 1 3 1 063		1	1 13 1	5 1 13 022	13			13	1 13	-	T 61 1	13 1 13 600	131	1 61 1	13 1 13 1.377		17 1 13 263	: ::	1 (3 1	-	1 61 1	5 1 13 066		 		1 13 1	: ::::::::::::::::::::::::::::::::::::		1 13		13 1 126	1 1 1 1	1 13 1	1 13 1	451 11 154		4 1 13 1 123	1 2 1
1M 1S S FOC	1 / 1 40			1 7 1 40			_ .	-	1 7 1 45				_		- -	- -	٠	_	-	- .	- -			_		1 7 1 70					9/ 1 / 1													-	1 7 1 120	21 1	71 1

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 155)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 156)

200	80070	80090	80030	90100	80110	80120	80130	80140	80150	05100	00100	0.100	90108	06108	00208	01708	80230	80240	80250	80260	80270	8028	8029	000	80320	80330	80340	80320	80360	00000	00500	80400	80410	80420	80430	04408	80460	80470	80480	80490	80508	80510	80530	80540	80550	80560	80570	9000	80600	80610	80620	6008
			EKROR INFO	LOAD DIN REG	READ DIN REG			ERRUR INFO	LOAD EM REG	READ EM REG			TARREST OF TARREST OF	100 to 10		INTREMENT ADDRESS				INCREMENT CTR		-131 1/20-	8115 13.14			=172 DFC.		OH						HK9 DEC.	LESS THAN 89						0112 12+10 CET CE2								-2			
	1,13	. 10%	VAKS	022	. 110	1,12	X III	VAX4	. 240	111	1,17	NAB3	KSI	E SAZ	NAC.	KSI	NACS	1,13	CSCIA	¥1	-00000000	B 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	-0000030000	613	CSCTR	=0000000=	NABS	13C1X	Z	1.12.0	KER1	1,13,	CSCTR	=0000000262	MAC 3	613	NABS	CSCTR	=000000013¢	NAH3	-000025000	NAUS.	CSCTR	=0000000015	NALB	=0000071000	2 T 2	CSCTR	-00000000=	NAH4	• + 2 NAG4	
	Sas	ָרְאַ ניי	STO	010	2	CES	۲۷	STO	010	2	ccs	CLA	ACC	STO	CLA	ACC	STO	CCS	٦ د	ACC	2 2		ر د .	010	CL.A	SUB	7N1	3 6	7 Y	000	7	900	ر د ۲	Sue	- 5	213	TRA	CLA	208	= 5	֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	TRA	CLA	sne	Ξ;	נוש נו	180	CLA	SUB	Ī	18.2 18.6	
		NAHS					NAC3												NAE3				NAB4					* 1	KNAB3		KNAC3		NAF3		NAF			NAG3		NAGA			NAH3			AHAN A		NAJ3				
																					404000000		000030000			0000000230								292000000	000054000				96 1000000	000000000	2000			2100000000	00010000	0000710000			*000000000			
	<u> </u>	2 2	- 	2 :	<u>.</u>	<u> </u>	2	7 71	1 12 042	111 21 1	1 7 227	1 7 213	1 1 036	~	1	7	-	13	: 13	- :	2 =	13	: :	13 1	2	: ::2	- 		1	1.2	12 00	2	100 61 1	1 13 302	1 13 303	1 13 1 213	1 13 1 304	100 61 1	\$06 61 1 170 1 111	202 1 51 1	1 13 1 213	1 13 1 304	100 61 1	1 13 264	1 13 1 274	1 13 306	1 13 1 204	1 13 001	1 13 307	1 13 1 271	1 13 1 301	
	. 212	210	517	512	210	117.1	022 1	122 1	777	1 223	1 224	1 225	1 226	1 227	1 230	1 231	1 232	1 233	1 234	252	762 1	1 240	1 241	1 242	1 243	1 244	242	246	1 250	1 250	1.52.1	1 251	1 252 1	1 254	1 255 1	1 256	1 257 1	1 260 1	107 1	1 207 1	1 264	1 265 1	1 596 1	1 267	1 270	1 271	1 273 1	1 274 1	1 275	276 1	300	' · .
		1 212 16 1 13 233 COS 1413	1 212 16 1 13 233 COS 1413 1 213 17 1 13 COS NAB3 CLA KOI	7 212 16 1.3 233 CDS 14.13 7 213 17 1.13 COS NAB3 CLA KD1 7 214 13 1.13 074 STU VARS ERROR INFO	7 1 212 16 1 13 233 COS 1,13 7 1 213 17 1 13 COS NAB3 CLA KOI 7 1 214 13 1 13 1 074 STU VARS ERROR INFO 7 1 215 5 1 13 022 CIO 022 LOAD NIW REG	7 1 212 16 1 13 233 CDS 1,13 7 1 213 17 1 13 CO5 NAB3 CLA KD1 7 1 214 13 1 13 1 074 STO VAR5 ERROR INFO 7 1 215 5 1 13 022 CIO 022 LCAD DIN REG 7 1 216 5 1 13 071 CIC 071 REA	7 2 2 16 1 1 2 2 3 14 13 14 13 17 1 13 605 14 13 17 1 13 605 14 13 1 13 1074 17 12 14 13 13 1074 17 12 13 13 072 10 0.2 10 0.2 10 0.1 10 10 10 10 10 1	7 212 16 1.13 233 CDS 1,13 EKROR INFO CLA KOI CL	7 2 2 16 1 1 2 3 3 5 5 5 5 5 5 5 5	7 2 2 16 1 1 2 3 1 1 3 5 1 1 3 605 1 1 3 605 1 1 3 605 1 1 3 605 1 1 3 605 1 1 3 605 1 1 1 1 1 1 1 1 1	7 2 2 16 1 1 2 2 3 0 0 1 1 3 2 3 0 0 0 1 1 3 0 0 0 0 0 0 0 0 0	7 2 2 16 1 1 2 3 3 5 5 1 1 3 5 3 5 5 1 1 3 5 5 5 5 5 5 5 5 5	7 2 2 6 1 7 2 3 0 5 1 1 3 1 1 2 3 0 0 1 1 3 0 2 0 0 0 0 0 0 0 0	7 2 2 6 1 7 2 3 5 5 6 6 6 6 7 1 3 5 6 6 6 6 6 6 6 6 6	7 2 2 16 1 1 2 3 3 5 5 1 1 3 5 3 5 5 1 1 3 5 5 5 1 3 5 5 5 5 1 3 5 5 5 5 5 5 5 5 5	7 1 212 16 1 1 2 2 3 1 1 3 5 5 5 5 1 1 3 6 6 6 6 6 6 6 6 6	7 2 2 6 1 7 2 3 5 5 5 5 5 5 5 5 5	7 2 2 6 1 7 2 3 5 5 6 6 6 6 7 1 3 5 6 6 6 6 6 6 6 6 6	7 2 2 6 1 7 2 3 5 5 5 5 5 5 5 5 5	7 1212 16 113 233 NAB3 CLA KD1 7 1214 13 13 1074 STU VAM5 CLA KD1 7 1215 13 13 1074 STU VAM5 CLO DIN REG 7 1215 5 13 072 CLO 072 CLOD DIN REG 7 1215 5 13 072 CLO 072 CLOD DIN REG 7 1217 16 17 232 CLO 072 CLO DIN REG 7 1220 17 12 073 CLA KEM1 CADD EM REG 7 1222 5 12 042 CLO 042 CLO DIN REG 7 1222 5 12 042 CLO 042 CLO DIN REG 7 1222 5 12 042 CLO DIN REG 7 1223 5 12 043 CCS 1,7 CLA NAB3 INCREMENT ADDRESS 7 1224 17 17 230 CLA NAB3 INCREMENT ADDRESS 7 1231 7 120 CLA CCS 1,13 7 1232 13 17 220 CCS 1,13 7 1234 17 13 001 NAE3 CLA CSCTA 7 1234 17 13 001 NAE3 CLA CSCTA 7 1234 17 13 001 NAE3 CCS CA	7 1 212 16 1 1 2 3 5 5 1 1 3 605 1 1 1 3 605 1 1 1 3 605 1 1 1 3 605 1 1 3 605 1 1 3 605 1 1 3 605 1 1 2 2 605 1 1 1 1 2 2 2 6 6 6 6 6 6 6	7 1 212 16 1 1.13 233	7 1 212 16 1 1 1 2 3 3	7 1 2 1 2 1 6 1 1 1 3 2 3 3	7 1 2 12 1 1 1 1 2 3 3	7 1 2 12 1 1 1 1 2 3 3	7 1 2 12 16 1 1 1 3 2 3 3	7 1 2 12 16 1 1 1 3 2 3 3	7 1 2 12 16 1 1 13 2 3 3	7 1 212 16 1 113 233	7 1 212 16 1 113 233	7 1 212 16 1 113 233	7 1 212 16 1 113 233	7 1 212 16 1 1 1 2 2 3 3	7 1 212 16 113 233	1 212 16 113 233	1 212 16 11 233	1 1 1 2 3 0 0 0 0 0 0 0 0 0	1 1 1 1 2 3 1 1 2 4 5 1 1 1 1 1 1 1 1 1	1 1 1 1 2 3 1 2 3 1 2 3 1 3 3 1 3 3 1 3 3	1 1 1 1 2 3 1 3 2 3 1 3 1 3 3 1 3 2 3 1 3 1 3 3 3 3 3 3	1 1 1 23 1 23 1 23 1 23 1 23 1 23 1 23 1 23 1 23 1 23 1 23 1 23 1 23 1 23 1 23 1 23 22 1 23 23	1 21 1 1 23 1 23 1 24 26 26 1 1 25 25 25 25 25 25	1, 12, 12, 11, 11, 12, 13, 14, 15, 15, 15, 11, 11, 10, 10, 12, 11, 11, 10, 10, 11, 11, 10, 10, 11, 11	1, 12, 12, 11, 11, 12, 13, 11, 10, 10, 11, 11, 11, 11, 11, 10, 11, 11	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	1212 15 15 15 15 15 15 1	1,13	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	12 1 1 1 1 1 1 1 1 1

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 157)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 158)

SEO NO		81210	81220	81230	01540 81250	81260	81270	81280	81290	81300	01518	81330	81340	81350	91360	81370	81390	81400	81410	81420	81440	81450	81460	81470	08418	81500	01518	81520	81540	81550	81560	81580	81590	81610	81620	81630	81650	81660	81680	81690	81700	81720	81730	81750	81760	81770
COMMENT		CUAU CUAS	אכאט טטאס			CHL	SET PAR TEST I AND TEL +8 INC				INACTIVE CHI = 0			DDAS		•		7	SEL PIR LESI 2						INACTIVE CHL = 0					SET CHL 3	SET PAR TEST 3				INACTIVE CHL = 1					SET CHL 1	SET PWR TEST 4 AND TEL -8 IND				INACTIVE CHL = 1	
OPC VARTABLE	980 313	501 013		C1C 623			CLA =0000000000	013 PIG 402	TRA ZEC4	STC 776		CIO 603		036		٠.	CLA =0000000022	C1U 603							•		036			CLA =000000014		CIU 613			CLA =00000000040		_	CLA =0000010000	-	CLA =0000000024			FIG. 402		CLA =000000000000000000000000000000000000	
THS O	Ų	, n	ِی ا	٠.	. ن	U (<u>ه</u> د		NBD2 S	-	U (، ر	ے د	ت د	ب ا	، ن	ی ز	ں ز			NHE2 S	ن د	ن ر	· U	۰	ں د	ت د	۰		ى ت	.	. -	NBF2 S	ن ن	ن ر	ں ں	ی د	U	υ	ټ د	0 (.	NBG2 S	.	
OCF VAL			000010000		920000000		05000000				001000000	, , , , ,	000000000		000010000		000000055	001000000				0000000	00000000	00000000		155400000		000010000		*1 0000000	002000000				00000000	044400000		000010000		00000000	0000000450				00000000	
OP OM DS 9 ADR	1 13	1 13	1 13	1 13 1	E	202 1 61 1 6		12 1 13 1 002	1 13	1 13 1	1 13	5 1 13 1 203			£1 7	5 1 13 1 223	1 13	13 1 20 20 20 20 20 20 20 20 20 20 20 20 20	1 13 1	1 13 1	13	13 1 13 1 3/6	13	1 13	1 13 1	13	5 =	17 1 13 265	1 61 1	5 1 13 503	1 13	5 1 13 1 213	1 13	1 13 1	17 1 13 267	1 13	<u> </u>	3 3	1 13 1	12	17 1 13 323	1 61 1	10 1 13 205	1 13 1	5 1 13 1 203	
18 S LOC	_	0	7	0	0			0	0	0	0	0 9		0	0	0	0	- ~	0	0	0		0	0	0	0		-	0	00	_		-	_		_		-	_		٠.			_	1 7 0 171	•

gure 7-13. PTC ADAPT Self-Test Program (Sheet 159)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 160)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 161)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 162)

SEC NO	83490 83520 83520 83520 83540 83540 83540 83540 83540	83600 83610 83640 83640 83650 83680 83680 83680 83780 83780 83770 83770	83780 83790 83810 83810 83810 83810 83820 83820 83840 83940 83940 83940 83940 84010 84010
COMMENT			
VARÍABLE	777774000 777754000 777734000 777374000 775774000 775774000 777774000	777774000 777774000 777774000 777774000 757774000 757774000 777774000 777774000 777774000 777774000 777774000 777774000 777774000 777774000	1,13, 76(17776 76(17776 77777776 77777776 77777776 740(17776 740(17776 740(17776 740(17776 740(17776 740(17776 740(17776 740(17776 740(17776 740(17776 740(17776 740(17776 740(17776 740(17776 740(177776
LHS OPC			### ### ### ### ### ### ### ### ### ##
OCT VAL		77774000 777774000 777774000 777774000 757774000 757774000 777774000 777774000 777774000 777774000 777774000 777774000	1401/7776 177774 3760774 7001/7776 5401/7776 5401/7776 7401/7776 7401/7776 7401/7776 7401/7776 7401/7776 7401/7776 7401/7776 7401/7776 7401/7776 7401/7776
UP OF DS 9 ADR	1 12 217 1 12 220 1 12 222 1 12 223 1 12 224 1 12 226 1 12 226 1 12 226 1 12 226	12 233 12 233 12 235 12 236 12 241 12 241 12 241 12 244 12 244 12 244 12 244 12 244 12 244 12 244	
IM IS S LOC		· .	1 7 0 225

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 163)

	SEC	94	8	8	94(84	84	9.4	84	40	40	- 7	84	- 7	79	947	44	*	20 0	5	30	20	84	84.	84.	8	94	8	84	9.4	96	9.4	84.	96	84	. 84	847	844	841	946	844	844	947	844	946	94.	84	84,	845	845	84.5	845	84.5	845	946	846	846	846
									•																																																	,
		•																																																								
	ENT																																																									
	COPMENT																																																									
	ABL E	977871057	140167776	40157776	740137776	140077776	40177776	911111051	40111116	92111107	140111116	140177776	40111116	740317176	140571776	141177776	142177776	44111116	75017776	760177776	944111050	100177774	200177774	400177774	911111000	C00177774	\$1111000	00017770	791111000	000177754	000177734	419111000	215111000	C00177374	911111000	P1 11 1 1000	21111000	71111 000	000177774	71111000	000177774	911911000	911511000	000173774	911191000	000151714	911161000	411110000	41111000	411111000	21111000	000177774	000177774	911111000	21111000	P000371774	411115000	911111100
	VARIABLE	1401	7401	1057	1052	1400	1052	1052	1401	1052	7401	1401	1401	7403	7405	7411	1451	1441	7501	1091	1050	1001	2001	1004	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	000	1000	1000	1000	1000	0000	1000	1000	1000	000	1000	1000	1000	0003	5000	1100
	OPC	00.1	50	100	100	100	00.1	100	UC.	00	SC C	130	50	00	100	20	120	100	20	5	oc.	120	פנ	OCT	130	50	100	100	100	100	00.7	100	100	100	OCT	100	100	100	100	100	100	100	00	20	100	UCT	100	50	100	100	130	100	100	100	100	130	100	130
	LHS	8703	KD29	KD30	KD31	KD32	KD33	K034	K035	KD36	K037	K038	K039	KD40	KD41	KD42	K043	K044	K045	K046	K047	K048	K049	KD50	150	K052	K053	K054	K055	KD56	K057	KD58	K059	K060	KD61	KD62	K063	KD64	KD65	¥066	K067	KD68	K D69	KD 70	KD71	KD72	KD73	KU74	KD75	KD76	KD77	KD78	K079	KD80	KCAI	K1382	KD83	K 084
																										_									_			_															_					_
	OCT VAL	4017171047	740167776	40157776	40137776	740077776	740177776	740177776	40111116	740177776	740177776	740177776	140111116	740377776	740577776	74117776	742177776	144177776	750177776	760177776	40111114	100177774	200177774	400177774	177776	177774	177774	177770	177764	177754	177734	177674	117574	177374	117774	177774	477774	117774	17774	177774	177774	176774	175774	173174	167774	157774	137774	77774	177774	177774	177774	177774	117774	177774	177774	377174	511774	1111114
	NO.	7 0 7		4.2	_		45	46	1.4	20			•				27	_				_	•	99	19	20	71	. 72	73	*	. 22	16	11	100	10	201	03	*0	105	901	201	110	111	112	113	114	115	911	117	120	121	771	23	124	125	92	127	30
	S 9 ADR	_	, –	. ~	•	6	•	~	F	.	~	m	_	•	m	•	m	_	~	m	~	_	~	~	~	~	~	3	~		_	•	•	E	3			_	_	_	-	~		_	_	- -	_	_	_	_	_	<u>۔</u>	3	_	·		3	•
	OP OM 05	-	-	-	-	7	1	1	1	_	_	_	_	_	_	_	_	_	-	_	-	-	-	_	-	-	-	_	1	_	-	-	1	_	1	_	1	1	1	-	-	_	_	_	-	_	_	-	_	_	-	-	-	_	_	7	1	-
	S 1.0C																									3.																																
. شر	15																																				-					٠.			_						-							
	Ξ																																																									

11/17/17 11/18 1
K085 DCT D02177774 K086 DCT D02177774 K087 DCT D02177774 K088 DCT D02177774 K089 DCT D07605774 K093 DCT D07605774 K093 DCT D07606774 K094 DCT D07606774 K095 DCT D07606774 K096 DCT D07606774 K097 DCT D07606774 K098 DCT D07606774 K099 DCT D07606774 K099 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0101 DCT D07606774 K0112 DCT D07606774 K0113 DCT D07606774 K0114 DCT D07606774 K0115 DCT D07606774 K0115 DCT D07606774 K0116 DCT D07606774 K0117 DCT D07606774 K0117 DCT D07606774 K0118 DCT D07606774 K0118 DCT D07606774 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D07777777776 K0119 DCT D07777777776 K0119 DCT D0777777776 K0119 DCT D07777777776 K0119 DCT D07777777776 K0119 DCT D077777777776 K0119 DCT D077777777777776
K085 DCT D02177774 K086 DCT D02177774 K087 DCT D02177774 K088 DCT D02177774 K089 DCT D07605774 K093 DCT D07605774 K093 DCT D07606774 K094 DCT D07606774 K095 DCT D07606774 K096 DCT D07606774 K097 DCT D07606774 K098 DCT D07606774 K099 DCT D07606774 K099 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0101 DCT D07606774 K0112 DCT D07606774 K0113 DCT D07606774 K0114 DCT D07606774 K0115 DCT D07606774 K0115 DCT D07606774 K0116 DCT D07606774 K0117 DCT D07606774 K0117 DCT D07606774 K0118 DCT D07606774 K0118 DCT D07606774 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D07777777776 K0119 DCT D07777777776 K0119 DCT D0777777776 K0119 DCT D07777777776 K0119 DCT D07777777776 K0119 DCT D077777777776 K0119 DCT D077777777777776
K085 DCT D02177774 K086 DCT D02177774 K087 DCT D02177774 K088 DCT D02177774 K089 DCT D07605774 K093 DCT D07605774 K093 DCT D07606774 K094 DCT D07606774 K095 DCT D07606774 K096 DCT D07606774 K097 DCT D07606774 K098 DCT D07606774 K099 DCT D07606774 K099 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0101 DCT D07606774 K0112 DCT D07606774 K0113 DCT D07606774 K0114 DCT D07606774 K0115 DCT D07606774 K0115 DCT D07606774 K0116 DCT D07606774 K0117 DCT D07606774 K0117 DCT D07606774 K0118 DCT D07606774 K0118 DCT D07606774 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D0777777776 K0119 DCT D07777777776 K0119 DCT D07777777776 K0119 DCT D0777777776 K0119 DCT D07777777776 K0119 DCT D07777777776 K0119 DCT D077777777776 K0119 DCT D077777777777776
K085 DCT D02177774 K086 DCT D02177774 K088 DCT D02177774 K088 DCT D02177774 K089 DCT D07605774 K092 DCT D07605774 K093 DCT D07606774 K093 DCT D07606774 K099 DCT D07606774 K099 DCT D07606774 K099 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0110 DCT D07606774 K0111 DCT D07606774 K0112 DCT D07606774 K0112 DCT D07606774 K0113 DCT D07606774 K0113 DCT D07606774 K0114 DCT D07606774 K0115 DCT D07606774
K085 DCT D02177774 K086 DCT D02177774 K088 DCT D02177774 K088 DCT D02177774 K089 DCT D07605774 K092 DCT D07605774 K093 DCT D07606774 K093 DCT D07606774 K099 DCT D07606774 K099 DCT D07606774 K099 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0110 DCT D07606774 K0111 DCT D07606774 K0112 DCT D07606774 K0112 DCT D07606774 K0113 DCT D07606774 K0113 DCT D07606774 K0114 DCT D07606774 K0115 DCT D07606774
K085 DCT D02177774 K086 DCT D02177774 K088 DCT D02177774 K088 DCT D02177774 K089 DCT D07605774 K092 DCT D07605774 K093 DCT D07606774 K093 DCT D07606774 K099 DCT D07606774 K099 DCT D07606774 K099 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0100 DCT D07606774 K0110 DCT D07606774 K0111 DCT D07606774 K0112 DCT D07606774 K0112 DCT D07606774 K0113 DCT D07606774 K0113 DCT D07606774 K0114 DCT D07606774 K0115 DCT D07606774
KOBS KOBS COLUMN
KOBS KOBS COLUMN
KOBS KOBS COLUMN
C
C
2117774 2177774 10177774 10177774 10177774 10177774 20177774 20177774 20177774 20177774 20177774 31600774
2117 1017
·
A D D D D D D D D D D D D D D D D D D D
o .
s רמכ
X X

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 165)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 166)

SEQ NO	-	85770	82 /80	85790	85800	01858	82820	85830	85840	85850	85860	85870	85880	85890	82900	01658	02658	04658	85950	09658	85970	08658	06668	00000	86020	86030	04098	86050	86060	86070	86080	06098	00168	01198	86130	86140	86150	86160	01198	96190	86200	86210	86220	86230	86240	06250	86270	86280	86290	86300	86320	06698	
COMMENT				•													•	SELECT PATH YN		DELAY 35 MSEC.	-				DELAY 35 MSEC.		•					SET SINGLE STED	מרו סווסרב שובע		IS TO BE REPEATED			IS REPEAT SWITCH ON	SJA				SINGLE SIEP		IN TO RE DEPENDENTED	5		LUAD RATIOTRAN B		NO HOTEN TABLE OF		INCREMENT PATH SELECT	
CPC VARIABLE	1 40 0 0 0					TINE SEC					144	AUR LEMP	7.AC.7				1,10			_A =0000000652		TO BE TOTAL DEXI	X I					RAI		C10 017,			0 141	. <	ON 1F TEST	365	TRA PCH1	CIC 220		DRAT		210 013		RENOAL OPERALION REAT RATIOTEAN	SET SHITCH BY ON THE THAT IS TO	:				C10 220			
ראs	ī	Ā	×	í v	, ζ	5 2	7	₹ 5	ηī	3 -	ā >	2 (ΛĪ	5 ₹	ž	ξ <i>σ</i>		PAD1 CI		PAEI	, F	•	AFI	_	5	ភ		_	THU.	5 د	5 =	: ::	•	·	•	•		אר ל ביי	Ē		PADZ CI	3	<u>آ</u> ر			•		PAF2 CL		254		PAH2 CL	
OCT. VAL																				259000000					0000000652					,						•		04000000												04000000			
UP DE DS 9 ADR	17 1 6 103	191	920 1' 9 1 51	. 601 9 1 61	17 1 6 110	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 9 1 9	. 9	· •		. 4	- - -	-	1 9 1	•	9	01 1	01 1	0 .	7 1 10 260		•	01 1	01 1	17 1 10 260	1 01 1	40 1 10 P		11 10 103		1 01 1	01 1			•		101	127 01 1 9	1 01 1		1 1 1 1	01-	•				1 01 1	01.	01.	6 1 10 231	1 01 1	01 1	
18 S LOC	-	-	_	_	~	_	-			. –	٠ -	٠.		-	-	_	-	٠ .		101 1 9 1	_	1	-	-	1 6 1 105	٠.	-	-			. –	1 6 1 114		*				1 6 1 116	9		9	771 9 1	•				-	- -		1 6 1 130	_	-	

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 167)

SEG NO	86340	;	86350	86360	86370	96380	86390	86400	86410	86420	96490		00440	96490	0.444	86490	86500	86510	86520	86530	86540	86550	86560	86570	86580	96590	86600	01000	00000	06000	86650	96660	86670	86680	06998	86 700	86710	96720	06.708	86.750	86760	86770	86790	86790	96800	86810	07898	05.808	04040	86860	86870	86880	96830	
																							S=0,1=0				•	TRY TO SET MINUS MITH BIT SHOPTHO																										
									ш														817				1	=																										
									IS PATH TEST COMPLETE								•					LCAD RATIOTRAN=XN	Ī				1	<u> </u>																										
									5				:	7		•					STS	X=NEX	INUS		•			NOS									2				_)								•				
									TES				i	SELECT PATH YI	DELAY 35 MCCC						_	T101	E L														SELECTS QUAD		STEP		REPEATED													
ī									PATH					-	35	`					RANT	O RA	70 S					2									EC 1S			,3														
COMMENT							•		I S				į	SEL	100						DAU	2	TRY					- X									SEL		S		֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֓֓֡֓֓֓֓֓֡֓֓֡֓֡	, }												3
																																								0.0	7 Y L	?												
																								_																	100	3			_									
E E																								2900									٠	376	7.76	176			ä	Z 1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		,		00000									
V AR I ABL E				PATH	PBAl		_	1094	_	PADI	PATH	~	COADI	,	CO 7		. 7	OUADI	PBFI	P883			111	-000000000		_		_	ERO	OUADI	7 7	20400		511111116	91111111	37777776		_	4	TAN.	2	ADVANCE	P.CH.	220	=004000000	PAJZ	P AH2	QUAD2	PC61	QUADS	PCE1	\$0.00 0.00 0.00	7 L L	2
>	-		×	3	ž	7.	ž	9	X >	ď	٥	K 7.7	3	-	0 1	7 %	: -	0	ď	8		×	=	9	¥	:	×	177	76	3	2	3		Š		3	3	077	114		1 C	A 25		22		PA	d	3	۵	3	D .:	3 6	3	Ė
240	SHR		STO	CLA	- X	CLA	STO	TRA	V.J.	LN2	STO	۲,	STC	٠.	213	4 T	187	-	1	A		r A	0.I.O	CL.A	SUB	INZ	در.۲	010	C.L.A	STO	۲. د د د	101	٠ د د	.	3 5	120	. 4	013	213	MANUAL UPERATION	CHECK FUR TO VANS UN CURRECT PATT	35 3411 0608655	TRA	010	ANC	2 2	TRA	CLA	=	Ć.	<u>.</u>	۲. ۲.		5
Č.	ū		S			ũ	S	-				ت	S	ŭ	υi	ن د	ì			-			ن	J	S	=	ت	U	ت	S	، ت	ΛĒ			Ö	Ö			: ں	X (ن ن	n C	← د	ں .	•	<u> </u>	-		=	Ū	-	ا ت	= (ז
LHS				PAJ2	•				PBA1		P 8 8 1							OBC.				PBF1											YDAC		5 5	3 0	PBF2			•	•		,					P 8 B 3						
_															:	76								25										74	2 5	22)								00)								
OCT VAL																								000000652										71111115	77177777	47777776									040000000									
8															ò	5								00										5.3	77	7.5									040	,								
ADR		101	152	256	142	101	257	154	257	910	256	033	251	101	200	202	15.2	75.1	157	204		501	177	260	032	791	105	177	070	157	033	767	001	001	700	9	201	110	114				25.2	200	231	135	132	252	544	253	273	254	322	667
Φ.		0			0	0	0	7 0		- 0	0	-0	0	0	0 0	-			-	0		0	0	0	70	7 0	0		-	0	-	-	.	.	, c		, 0	0	0			,	-	-		-	-		-					
0M 0S		-	-	_	-	_	_	7	_	-	_	_	_	-	 			-	-	_	•	-	_	-	_	_	-	_	-	_								7	-				-				-	_	_	-	_			-
0		16	13	1	<u>*</u>	17	13	<u>0</u>	17	•	=	_	£	~ [٠.	•	•		4	01		17	•	1	~	4	17	'n	17	<u>ش</u> .	7	2 :	2 -	,		:	1.7	٠.	د .				-	•	ۍ د	•	01	17	14	1.3	4 !	~ :	•	.
1 00		133	134	135	136	137	041	141	142	143	144	45	146	147	251		153	154	155	156		151	160	191	791	163	164	165	991	191	2:	171	7 1 1 2 2				174	175	176				111	200	201	202	203	204	502	506	207	210	117	717
S.S.		-	_	-	. -		-	-		-			-			٠-	٠ -	٠-	-	-		-	-	-		-	-	-	-	-	-	٠.		-			-	-	 				-	-	-	-	-	-	-	7	-	٠.		-
I.			•						,.	•					- -													•	•	_							~													_				

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 168)

SEQ NO	86900 86940 86940 86940 86940 86940 86940 87010 87010 87080 87080 87090 87090 87090 87090 871090 87110	87140 87150 87160 87170	87190 87200 87210	87240 87240 87240 87250 87260 87270	87.290 87.290 87.310 87.320 87.330	87350 87360 87370 87390 87400 87400	87420 87430 87440 87450 87450
COPMENT	RESET COD SINA, SINB	QUADRANT 2 TESTS LCANS RATIOTRAN=H READ B	LOADS RATIOTRAN=A READ A	RESETS COSA AND COSB SETS COSB MINUS LOAD RATIOTRAN=B	SETS COSA MINUS Load Ratiotran=a	QUADRANT 3 TESTS Loads Ratiotran=B READ B	LOADS RATIOTRAN=A RFAO A RESETS SINA COSA,SINB COSB
VAHTABLE	PBF3 H2P1 = U0000000030 623 176 176 FAF1 FAF1 FAF1 FAF2 FAF3 FAF2 FAF2 FAF3	CC CC 117 114 PCF1	CC 117 114 114	2000000	CA 114 PCH K77 (UAD)3	0.0400 0.	CB 117 114 PCH1 =0C0C00C170
OPC	H	CIO CIO TRA TRA	C10 C10 T8	2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		C 10 C C C C C C C C C C C C C C C C C C
LHS	PbF3	РСВ1		%	:	PCE1	
OCT VAL	000000030			0000000300	; ; ;		01000000
OP DF DS 9 ADR			- 6,6,0				
IN IS S FCC	6 214 6 215 6 216 6 216 6 216 6 220 220 6 220		0000	999999			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 169)

Figure 7-13. PTC ADAPT Self-Test Program (Sheet 170)

S 1.0C	UP DM DS 9 ADR	9 ACR	OCT VAL	LHS	0bc	VARIABLE	CUMMENT	SEC
	1 10	115	1600160		100	091009100		~
	01 1	116	0410041		00.	001400140		
	01 1	117	1200120	٠	JCT	001200120		•
	01 1	150	0010001		100	001000100		
	01 1	121	90009		. 100	090009000		•
	01	122	400040		130	050005000		
	01 1	. 123	20002		00.1	00020000		
	01 1	124	16001600		<u>.</u>	016001660		-
•	01 1	125	14001400		100	014001400		
	01 1	126	12001200		Į,	012001200		
. ·	01 1	127	10001000		100	000100010		_
	01 1	130	6000600		1 20	006000€.00		_
	1 10	131	4000400		00	00400000		
	01 7	. 132	2000200		. 100	002000200		•
•.	1 10	133	160016000		100	160016000		_
	01.1	134	140014000		100	140014000		•
	1 10	135	120012000		100	120012000		
	1 10	136	100010001		Ę	100010001	-	
	1 10	137	00090009		00.1	00090090		
•	01 1	140	40004000		100	040004000	•	•
	01 1	141	20002000		200	020002000		•
-	01 1	142	C		gCr	000000000		•
					<u>.</u>			•

51050 51740 51740 51830 51920 52010 80350 4 7010 37700 39120 45790 87890 51730 51730 51820 51910 52000 45500 4681C 46960 47270 32600 37680 44230 87870 51630 51720 51810 51990 51990 80320 45380 70510 46930 31240 31240 31240 31240 31240 44210 44210 44210 44210 51000 51000 511900 511900 511900 52070 87520 87750 36410 45220 68830 46680 47170 32400 387400 38780 50700 88890 88890 50570 51700 51700 51860 51860 87480 87710 34330 80250 OF REFERENCE 44740 65530 31410 38630 47150 38180 38710 38710 38710 43960 50680 80870 49910 51690 5180 5180 5180 5180 87420 87190 33040 EFT HAND SYNBOLS AND THEIR POINTS 43920 51530 31380 38470 86710 87380 87380 87380 32040 32040 45750 39310 46980 33440 33590

38550 43650 46760

38440 39280 46730

37800 39220 46710

51760 51760 51850 51940 52030

51660 51750 51840 51930 52020

51430

51220

PTC ADAPT Self-Test Program Symbolic Table (Sheet 1 of 49) Figure 7-14.

INTS OF REFERENCE															,								٠											24620															06404
THETR PO	2	20	2 2	2	25	26	5	28	28	2	30	= :	3	3;	76	: 2	3 5	36	3	8	٣	÷.	20	56	5 6	8	8	3	ני ק	2.5	28	5	26030	9	3	37	3 6	3	40	3	3 4	7	+	8	8	3	25	3 :	:
SYMBOLS AND	1012	00	1007	002	9	2	0 9 2	8	00	0 B	9 9	1003	100	2001			1004	1004	1004	1004	401	10P4	100	0 0	9 0	9	1099	161	1	1161	1161	1161	H11718	1101	1102	7411	1102	1182	1102	1102	1102	2	4	7	4	9	٠.	1 9	
EFT HAND SY	,1,	14.0.14	14.0.14	14.0.14	14.0.14	14.0.14	14,0,11	14,0,15	,14,0,15	14.0.15	14.0.15	,14,0,15	.14,0,15	14.041.	21.041.	14:0:10	14.0.16	14.0.16	14,0,16	.14.C.16	.14,0,16	.14,0,16	14,0,11	14,0,11	14.0.12	14,0,12	,14,0,12	14,0,20	0740414	14,0,20	14,0,20	14,0,20	14.0.210	14.0.17	14,0,21	14.0.21	14.0.21	14,0,21	14,0,21	14.0.21	14.0.17	14,0,17	14.0.17	14,0,17	.14.0.17	14,0,17	14,0,17	2	1000001

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 2)

LEFT HAND SYMBOLS AND THEIR POINTS OF REFERENCE 28240 0.15.0.000 H12P3

· ·	33820
	33740
304 HO 305 LO	33020
, , a, a, a, a, a, a, a, a, a, a, a, a,	318190 32120 32120 32120 32120 32120 32120 32740 32740 33100
H H H H H H H H H H H H H H H H H H H	0.133 H20PA 0.133 H20PA 0.135 H21P1 0.136 H21P2 0.136 H21P2 0.144 H24P1 0.144 H24P1 0.144 H24P1 0.144 H24P4 0.144 H24P4 0.154 H24P4 0.154 H24P4 0.156 H24P4 0.157 H28P1 0.156 H27P1 0.156 H27P1 0.156 H27P1 0.156 H24P2 0.156 H24P2 0.156 H24P2 0.156 H24P2 0.156 H24P2 0.156 H24P2

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 3)

90 79580 82040 85560														,												r																			
36270 53010 74910 78890		36480																																C e c	0626	2400		6380	. 0849	6560	0999	0440	0164	0140	0440
35990	36290	36500	36580	36560	36930	36940	37080	37170	37250	37320	37540	37270	3,000	38080	38170	38400	38370	36670	39360	39470	39560	39640	39780	39910	39990	40040	40310	40380	40500	50390	43460	43490	42540	5150	21.0	0.55	5420	6320	9400	9200	6580	0990	0010	0707	0430
H29P4 H2P1	H30P1	H30P2A H30P2	H31P3	2 H31P4	1 13261	4 H32P3	5 H32P4	56 H33PL	67 H33P2	70 H33P3	71 H34P4	72 H34P5	TANKH AT	75 H34PB	376 H34P9	053 H36PL	052 H36P2	077 H37P4	101 H3HP4		5,0,103 H39P2	5,0,104 H39P3			_	5,0,111 H41P1	0,15,0,113 H41P3	,114 H42P1		244 44502	275 M47P1	276 H47P2	265 MSOP1	000 HSP3	**** TOO	002 HSP6	004 H5P 7		. 1149H 710,	020 H6P12	3,0,021 H6P13	9109H 770	025 H6P16	025 44617	.025 MOFIL

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 4)

01698

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 5)

POINTS OF REFERENCE	0912 0	0 724	0 733	7410		0 573	584	0.000	0 612	0 621	0.59	842	0 851	098 0	698	886	968 U	0 903	416 0	622	086	68.6	056	656	996	986	\$66 U	1003	992	1012	0.01	6601	1048	9901 0	701 0	1082	411	0011	6011 0	0 1152	1611 0	0 11 40	0 1156	911 0	0 1174
AND THEIR P	. 710	718	126	735	558	260	575		909	*19	623	835	844	853	862	988	888	968	908	15.0	926	932	176	952	196	616	886	966	760	4101	1023	1032	10501	1059	1068	9,01	768	1093	1102	1111	1124	1133	1150	1158	1167
LEFT HAND SYMBOLS	C.13.0.027 H6P19 C.13.0.005 H6P1	13,0,030 H6P2	13,0,031 H6P2	13,0,032 H6P	13,0,006 H6P2	13.0.007 H6P	13,0,010 H6P	13,0,012 H6P	13,C,013 H6P	13,0,014 H6P	13.0.015 H6P9	13,0,046 H7P	13,0,047 H7PL	13,0,050 H7P1	13.0.052 H/PI	13,0,053 H7P1	13.0.054 H7P1	13,0,055 H7PL	13,0,056 H7P1	13.0.034 H/PI	13,0,060 H7P2	13,C,061 H7P2	13,0,062 H7P2	13,0,063 H7P2	13,0,064 H7P2	13.0.066 H7P2	,13,0,067 H7P2	13,C,070 H7P2	113,0,035 H7P2	13.0.072 H7P3	13.0.073 HTP	13,0,074 H7P3	13.0.076 H7P3	13,0,077 H7P3	13,C, 100 H7P3	13,0,101 H/P5	13.0.036 H7P3	13,0,103 H7P4	13,0,104 H7P	,13,0,105 H7P4	13,0,106 H7	13,0,10, 1	13,0,111 H	13.0.112 H	13,0,113 H

REFERENCE
9
POINTS
THEIR
WHBOLS AND
HAND SY

1760 1760	0,13,0,114 H7P49	11760	11830					
##P\$5 11850 11920	0,13,0,037 H7P4	1760	7820					
HTP51 11940 12010 HTP52 12000 HTP53 12120 12210 HTP54 12250 12250 HTP54 12250 12540 HTP54 12250 12540 HTP55 12660 17900 HTP55 12660 17900 HTP5 12660 17900 HTP6 18100 18100 18100 HTP6 18100 HTP6 18100 18100 18100 HTP6 18100 HTP6 18100 18100 HTP6	3,0,115	11850	11920					
HP52 12030 12100 HP53 12100 HP53 12100 HP54 12560 12540 HP54 12560 HP54 HP54 12560 12540 HP56 12660 HP56 HP56 <t< td=""><td>3,0,116</td><td>11940</td><td>12010</td><td></td><td></td><td></td><td></td><td></td></t<>	3,0,116	11940	12010					
17954 1220 12210 12210 12210 17954 12560 12540 12540 12540 12540 12540 12540 12540 12540 12540 12540 12540 12540 12540 12540 12540 12540 12640 12650 12660	3,0,117	12030	12100					
175546 17560 17554 1230 12540 1755 1260 12540 1755 1260 1700 1757 1260 1700 1757 1260 1700 1758 1260 1700 1758 1260 1700 1758 1260 1700 1758 1260 1700 1758 1260 1700 1758 1260 1700 1758 1260 1700 1758 1750 1700 1750 1750 1700 1750 1750 1700 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1751 1750 1750 1751 1750 1750 1752 1750 1750 1752 1750 1750 1752 1750 1750 1752 1750 1750 1752 1750 1750 1750 1750 1750<	3,0,120	12120	12210					
HP55 1230 1230 12540 HP55 12640 7900 HP5 7800 8100 HP5 8100 8100 HP5 12640 129	3,0,122	12560						
HP558 12640 HP558 12640 HP559 12640 HP57 12640 HP57 12640 HP57 1300 HP58 1400 12700 HP59 12610 12700 12780 HP59 1300 13010 13080 HP59 1320 1320 1300 HP59 1320 1320 1300 HP59 1320 1320 1300 HP59 1370 1300 4290 HP59 1370 1300 4290 HP59 1370 1300 4290 HP50 1370 1300 4290 HP50 1370 1300 4290 HP50 1490 1490 1490 HP51 1550 42930 5470 12650 HP52 1580 42930 5470 12650 HP51 1580 42930 5470 12650 <td>3,0,121</td> <td>12230</td> <td>12540</td> <td></td> <td></td> <td></td> <td></td> <td></td>	3,0,121	12230	12540					
HTPS 12880 7900 HTPS 7900 HTPS 7900 HTPS 7900 HTPS 7900 HTPS 8000 8000 HTPS 7900 HTPS 8000 8000 HTPS 7900 HTPS 8000 8000 HTPS 8000 8000 HTPS 7900 HTPS 8000 HTPS 8000 HTPS 7900	3,0,140	1.2640						
HFP 7800 HFP 8000 HFP	7,0,101	12680				,		
HIPP 8000 8080 8080 8147 8180 8147 8180 8147 8180 8147 8180 8147 8180 8147 8180 8147 8180 8147 8180 8147 8180 8147 8180 8147 8180 8180 8180 8180 8180 8180 8180 818	3,0,040	7840	7900					
HIPP 8000 8060 HIPP 8000 8060 HIPP 8100 8160 HIPP 12610 12700 12780 HIPP 1260 12930 13070 13080 HIPP 13260 12930 13070 13080 HIPP 13260 13930 13070 13080 HIPP 13270 13070 13080 HIPP 13270 13270 13070 12650 19880 HIPP 13270 13270 13270 12650 HIPP 13270 13270 13270 12650 HIPP 13270 13270 13470 HIPP 13270 13270 13470 HIPP 13270 13470 HIPP 13270 13270 13470 HIPP 14971 13470 13470 HIPP 14972 16570 HIPP 14973 16570 HIPP 14973 16570 HIPP 14974 15770 HIPP 14974 15770 HIPP 14975 16570 HIPP 14975 16570 HIPP 14975 16570 HIPP 14770 16570 H	3.0.041	7920	7980					
HIPP BILLS B	3.0.042	000	8080					
HIPPO 6180 8240 12780 HIPPO 6180 8240 HIPPO 6180 8240 HIPPO 6180 8240 HIPPO 6180 8240 HIPPO 6180 8240 HIPPO 6180 12860 HIPPO 6180 13080 HIPPO 6180 13080 HIPPO 6180 13080 FATO 6180 FATO 6	2 40 0 5		0.710					
HERT 12610 12700 12780 HERT 12610 12610 12700 12780 HERT 12610 12700 12780 HERT 12610 12700 12780 HERT 12610 127930 13070 13080 HERT 12620 13070 13080 HERT 13040 13100 13040 13200 42930 5470 12650 19880 HERT 13040 13070 13080 42930 42930 42930 13070 13080 HERT 12600 42930 42930 42930 12600 42930 HERT 12600 12600 HERT 12600 12600 HERT 12600 12600 HERT	200000	0019	0010					
HBP2 12840 12700 12780 HBP2 12840 12930 13070 13080 HBP3 12950 13020 13070 13080 HBP4 13040 13110 13000 HBP5 13130 13200 HBP5 13130 13200 HBP5 13140 13200 HBP5 13150 2520 5380 5470 12650 HBP5 1310 13400 HBP1 15500 42930 5470 12650 HBP1 15500 42930 12650 HBP1 15500 15400 HBP1 15500 15400 HBP1 15600 15400 HBP1 15800 15600 HBP1 15800 15600 HBP1 15800 15600 HBP1 15800 15600 HBP1 15800 16600 HBP1 15800 16600 HBP1 15800 16600 HBP1 15800 16600 HBP1 15800 16600 HBP1 16600 16600 16600 HBP2 16600 16600 16600 HBP2 16600 1	3,0,044	0818	0478					
Hepp 12460 12930 13060 13060 148P9 12840 12840 148P9 12850 13020 13070 13080 148P4 13020 13010 13020 13010 13080 148P4 13020 13020 13010 13020 13010 13020 13010 13020 149P1 13020 149P2 14P2 149P2 149P2 149P2 149P2 149P2 149P2 149P2 149P2 149P2 149P2 14	7,0,025	12610	12700	15/80				
HBP2 12860 12930 HBP3 12960 13080 HBP4 11360 13020 13080 HBP5 1310 1310 1300 HBP6 1320 1310 1300 HBP6 1320 13290 5470 12650 HBP6 12750 42930 5470 12650 H9P1 15300 4290 5380 5470 12650 H9P1 15400 4290 4290 4290 H9P1 1550 4290 4290 4290 H9P2 1650 4290 4290 4290 H9P2 1640 4290 4290 4290 H9P2 1640 4290 4290	3,0,123	12840	•					
HBP3 12950 13020 13080 HBP4 13040 13110 13080 HBP5 13110 1300 13080 HBP6 1320 1320 1380 H9P1 12720 1320 42930 5470 12650 H9P1 34430 3820 42930 5470 19800 H9P1 1540 14500 42930 5470 19800 H9P1 1550 1560 49910 1540 49910 H9P1 1550 1340 49910 1540 49910 H9P1 1550 1340 49910 49910 49910 49910 H9P1 1550 49910 13490 49910	3,0,124	12860	12930					
H864 13040 13110 H865 13120 13200 H866 13220 13200 H95P1A 12750 13200 H95P1 13130 13200 H95P1 3430 38920 42930 H95P1 15300 H95P1 15400 H95P1 15500 H95P1 15500 H95P1 15500 H95P1 15500 H95P1 15500 H95P1 15500 H95P1 15500 H95P1 15500 H95P1 15500 H95P2 16500 H95P3 17000	3.0.125	12950	13020	13070	1 3080			
H895 1320 13200 13200 14950 14950 13200 12600 149512 15520 15500 149512 15500 15600 149513 15600	3.0.124	07071	07.15.1					
H99F1 12750 13220 14980 14951 14981 1250 13220 14981 1250 13220 13220 14951 1250 13220 13220 14951 1250 13230 12500 14951 12530 1253	2010	000	0000	-				
H95P1 12750 13290 19880 19880 19891 19880 19591 19880 19591 12750 13290 13290 149591 12550 15990	31016	06161	00761					
H99PIA 12750 5290 5380 5470 12650 19880 H99PI 5270 42930 5470 12650 19880 H99PI 1530 42930 5470 12650	3,0,130	13220	13290					
H95PI 5210 5380 5470 12650 19880 H95PI 5470 74500 42930 5470 12650 19880 H95PI 15400 74500 42930 5470 15650 1570	7,0,100	12750						
H95P1 34430 38920 H95P7 56740 76500 H9F10 15330 76500 H9P11 15400 76500 H9P12 15520 76500 H9P13 15520 76500 H9P14 15500 76500 H9P15 15600 76500 H9P17 15800 76600 H9P19 15940 16600 H9P20 166150 76500 H9P21 16500 7670 H9P22 16500 7670 H9P23 16500 7670 H9P24 16500 7670 H9P25 16500 7670 H9P26 16500 7670 H9P27 1670 7670 H9P28 16710 7660 H9P29 16710 7670 H9P31 16800 7670 H9P32 1700 76600 H9P33 1700 7600 H9P34	7.0.026	5210	5290	5380	2410	12650	19860	25060
H95P7 56740 H95P1 15400 H95P1 15400 H95P1 1550 H95P1 1550 H95P1 1550 H95P1 1550 H95P1 1580 H95P1 1580 H95P1 15810 H95P1 1580 H95P1 1580 H95P2 16010 H95P2 16220 H95P2 16590 H95P2 1650 H95P3 1600 H95P3 1700	7-0-026	34430	38920	6.2930				
Heppin 15470 Heppin 15470 Heppin 15570 Heppin 15570 Heppin 15580 Heppin 15800 Heppin 15800 Heppin 15840 Heppin 15840 Heppin 15840 Heppin 15840 Heppin 15840 Heppin 15840 Heppin 16500 Heppin 16500 Heppin 16500 Heppin 16500 Heppin 16500 Heppin 16700	7.0007	07275	74500					
H9P11 15430 H9P12 15520 H9P13 15520 H9P14 15530 H9P16 15530 H9P16 15530 H9P17 15800 H9P1 15800 H9P1 15900 H9P2 16010 H9P2 16520 H9P2 16520 H9P2 16520 H9P2 16530 H9P2 16530 H9P2 16530 H9P3 16920 H9P3 16920 H9P3 16920 H9P3 16930 H9P3 16930 H9P3 16930	20000	04100	000					
H9P11 15400 H9P12 15520 H9P14 15520 H9P14 15520 H9P15 15660 H9P17 15800 H9P19 15900 H9P20 16010 H9P20 16010 H9P21 16020 H9P21 16020 H9P21 16020 H9P21 16020 H9P21 16020 H9P21 16020 H9P21 16020 H9P21 16020 H9P21 16020 H9P21 16020 H9P21 16020 H9P21 16020 H9P21 16020 H9P21 16020 H9P21 16020 H9P31 16020 H9P31 16020 H9P31 16020 H9P31 16020	100.00.41	15550						
H9P12 15520 H9P13 15520 H9P13 15520 H9P16 15530 H9P10 15800 H9P11 15870 H9P11 15870 H9P21 15870 H9P21 15870 H9P21 16870 H9P22 16220 H9P23 16520 H9P27 16500 H9P27 16500 H9P27 16500 H9P28 16570 H9P28 16570 H9P28 16570 H9P39 16710 H9P39 16710 H9P39 16710 H9P39 16710 H9P39 16710	010.0.010	15400						
H9P13 15520 H9P14 15590 H9P15 15500 H9P17 15800 H9P18 15810 H9P19 15840 H9P19 15940 H9P20 16010 H9P21 16010 H9P21 16010 H9P21 16520 H9P22 16520 H9P23 16520 H9P24 16520 H9P25 16520 H9P26 16500 H9P27 16500 H9P28 16500 H9P29 16500 H9P29 16500 H9P29 16500 H9P29 16710 H9P29 16710 H9P31 16890 H9P34 16920 H9P35 17060 H9P36 17060 H9P37 17000	14.0.011	15470						
H9P14 15590 H9P15 15660 H9P16 15800 H9P18 15870 H9P19 15870 H9P19 15870 H9P20 16010 H9P21 16080 H9P22 16280 H9P23 16220 H9P24 16590 H9P27 16500 H9P28 16640 H9P29 16710 H9P20 16710 H9P21 16800 H9P21 16710 H9P21 16710 H9P21 16710 H9P21 16710 H9P31 16920 H9P32 16920 H9P34 17060 H9P35 17060	14.0.012	15520						
H9P16 15560 H9P16 15800 H9P17 15800 H9P18 15870 H9P2 15870 H9P2 16520 H9P2 16520 H9P2 16520 H9P2 16520 H9P2 16570 H9P2 16570 H9P2 16570 H9P3 16570 H9P3 16890 H9P3 16920 H9P3 16920	4.0.0.4	15500						
H9P16 15730 H9P17 15800 H9P19 15940 H9P20 15940 H9P20 16010 H9P21 16010 H9P21 1620 H9P24 16500 H9P27 16500 H9P27 16500 H9P27 16500 H9P27 16500 H9P27 16500 H9P3 16640 H9P3 16920 H9P3 17060	410.0.4	15460	•					
H9P17 15930 H9P18 15870 H9P19 15870 H9P2 15840 H9P2 16080 H9P2 16080 H9P2 16580 H9P2 16590 H9P2 16590 H9P2 1650 H9P3 16920 H9P3 17060								
H9P17 15800 H9P18 15870 H9P1 15940 H9P2 15940 H9P21 16001 H9P22 16520 H9P24 16520 H9P24 16500 H9P26 16500 H9P27 16500 H9P2 16710 H9P3 16850 H9P3 16850 H9P3 16920 H9P3 16920 H9P3 16920 H9P3 16920 H9P3 17060	6104044	15/30						
H9P18 15870 H9P19 15940 1 H9P2 13310 1 H9P21 16080 H9P23 16150 H9P24 16220 H9P27 16520 H9P27 16500 H9P27 16500 H9P27 16500 H9P2 16710 H9P3 16710 H9P3 16850 H9P3 16920 H9P3 16920 H9P3 16920 H9P3 17060	410,016	00851						
H9P19 15940 H9P1 13310 H9P2 16010 H9P2 16080 H9P2 16150 H9P2 16220 H9P2 1650 H9P2 1650 H9P2 16430 H9P2 16640 H9P2 16710 H9P2 16710 H9P3 16710 H9P3 16710 H9P3 16920 H9P3 16920 H9P3 17060 H9P3 17060	4,0,017	15870						
H9P1 13310 1 H9P20 16010 H9P21 16080 H9P22 16520 H9P24 16520 H9P26 16530 H9P27 16550 H9P27 16510 H9P27 16510 H9P3 16710 H9P31 16710 H9P31 16920 H9P34 17060 H9P34 17060 H9P35 17060	4.0.020	15940						
H9920 16010 H9921 16080 H9922 16520 H9924 16290 H9925 16530 H9927 1650 H992 16510 H992 16710 H993 16920 H993 16920 H993 16920 H993 17060	3.0.141	13310	13490					
H9923 H9924 H9924 H9924 H9926 H9926 H9927 H9933 H9933 H9933 H9933 H9934 H9934 H9936 H9936 H9936 H9936 H9936 H9936 H9936 H9936 H9937 H9937		0.00						
H9923 H9924 H9924 H9925 H9926 H9927 H9928 H9930 H9930 H9931 H9934 H9934 H9936 H9936	1204044	01091			•			
H9923 H9923 H9924 H9925 H9926 H9927 H9927 H9930 H9931 H9934 H9934 H9934 H9936 H9936	220 0 0 4 4	08091	;					
H9P23 H9P24 H9P24 H9P26 H9P27 H9P29 H9P31 H9P31 H9P31 H9P36 H9P36 H9P36 H9P36 H9P36 H9P36	410,023	16150						
H9924 H9925 H9926 H9927 H9929 H9929 H9931 H9936 H9936 H9936	4.0.024	16220						
H 99 2 2 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	4000	14300						
H9926 H9927 H9927 H9927 H9930 H9934 H9934 H9934 H9934 H9934		0,701						
H9926 H9927 H9927 H9927 H9936 H9936 H9936 H9936 H9936 H9936 H9936	020.00	00001						
H9P27 H9P28 H9P2 H9P2 H9P30 H9P30 H9P34 H9P34 H9P35 H9P35	4.0.031	16430						
H9928 H9929 H992 H993 H9932 H9934 H9934 H9934 H9936	4,0,032	16500						
H9929 H992 H9930 H9931 H9933 H9934 H9936 H9936	4.0.033	16570						
H992 H993 H993 H993 H993 H993 H993 H993	4.0.0.4	16640						
H9930 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		01271						
140731 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		01.71	-					
H9931 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	4,00,035	01/91				f		
H9P32 1 H9P33 1 H9P35 1 H9P35 1		16780						
H9P33 H9P34 H9P35 H9P36 H9P37		16850		-				
H9P36 H9P35 H9P36 H9P37		16920						
H9P35 1		06691						
H9P36 1		1 7040						
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		000.					•	
1 16 46 41		05171						
		1 7200						

30980

27150

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 6)

LEFT HAND'SYMBOLS AND THEIR POINTS OF REFERENCE

	100176	38100	40620			-							•						-		٠														•		-					70260					
	32260	38020	40520			•																																				9400					
	27130	37790	40330							٠					•																											68580					
	27630	37340	40096																																							67780	82010				
	25040	37100	39730			•																																				066930	01808				
	24640	37010	19210	00841																																						06199	05662				
	24130	36930	38700	00,600																														•								9 5 3 0 0	12990				
	19860	36780	38270	02100																																					70190	55040	71930				
17270	13480	36520	58190	17430	17500	17570	17640	17710	17780	17850	17920	17990	09081		18130	18200	0.701	18410	18480	18550	18620	18690	09/81	18830	00681	18370	07061	01161	09761	19320	19390	19460	15080	00961	19670	06151	06161	09761	54210	54390	04099	24450	09012	04469	65840	65780	65970
	1.0.023	0.17.0.623 H9P3	7.0.023	4,0,047	4.0.050	4.0.051	4.0,052	4,0,053	4,0,054	4,0,055	4.0.056	4,0,057	090.004	0.14.0.001 H9P4	190.00	70000		4.0.065	4,0,066	190.000	0.000	1/0.00	210101	0.14.0.073 H9P60	4.0.04	4,0,075	4,0,0,4		101.01	4.0,102	4.0.103	4.0° 104	0,14,0,003 H9P6	4.0,106	4.0.107	0000	500.00	0.0.031	6	0,032	7,0,031	030	٠.	11.0.041	0.045 HJLB	0,044 HJLJ	1,11,0,046 HJLJ4

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 7)

\$																										11860		•																														
559	522	627		7		~	989	249	50	202	731	750	744	76.7	725	100	707	֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓		600	129	949	808	714	874	895	914	908	927	889	855	926	977	966	990	600	בול ל	3	7 7	9	780	9 0	2,0	022	122	143	162	156	175	137	104	190	292	695	485	296		
HJLK	HJMB	H	H	2			Ē	Ĭ	I CAB	I UK	HUNB	HJN8	T N T	N	N	100	1			2	T T	H	¥	H708	H 708	H 708	1708	HJOJ	COCH	YOU'L	H 38	HJRB	HJRB	A L	H .	JAC :	X .	200			277		YSTH	HJT8	HJTB	HJTB	HJT8	HJTJ	HJTJ	HJTK	HJUB	HJVB	HJV8	エンド	H J K	HJY8		
9	0	.0.	50	9 6	2 6	Ş	ç	902	Š	• 02	90	90.	90	6	8	9 6	6	3 6	֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֓֓֓֓֓֓	֓֞֞֜֜֞֜֓֓֓֓֓֓֜֜֜֜֜֜֓֓֓֓֓֓֜֜֜֜֓֓֓֓֓֓֓֓֜֜֜֓֓֡֓֡֓֡֓֜֜֜֡֓֡֓֡֓֡֡֡	0.	0.	80	90	0	• 0.7	=	•	9	,0	,01	2	2	= :	2	Ξ:	2	2:	::	:	=		1	::	- 12	7	112	, 12	, 12	, 12	, 12	, 13	, 13	.03	.03	13	-	
	,042 HJLK1 6559	,042 HJLK1 6559 ,040 HJMB1 6522	,042 HJLK1 6559 ,040 HJMB1 6522 ,050 HJMB2 6627	042 HJLK1 6559 040 HJMB1 6522 050 HJMB2 6627	0042 HJLK1 6559 0040 HJMB1 6522 0050 HJMB3 6648	,042 HJLK1 6559 ,040 HJMB1 6522 ,050 HJMB2 6648 ,052 HJMB3 6648	,042 HJLKI 6559 ,040 HJMB1 6522 ,050 HJMB2 6642 ,054 HJMB3 6647 ,054 HJMB4 6667	.042 HJLK1 6559 .040 HJMB1 6522 .050 HJMB2 6648 .054 HJMB3 6648 .059 HJMB4 6661	,042 HJLKI 6559 ,040 HJWB1 6522, ,052 HJWB2 6648 ,054 HJWB4 6648 ,054 HJWB4 6661 ,055 HJWJ2 6661,	,042 HJLKI 6559 ,040 HJMB1 6522 ,050 HJMB2 6648 ,054 HJMB3 6648 ,054 HJMB4 6667 ,051 HJMJ2 6680 ,051 HJMJ3 6640 ,051 HJMJ1 6640	,042 HJLKI 6559 ,040 HJWB1 6522, ,050 HJWB2 6648 ,052 HJWB4 6648 ,054 HJWB4 6661 ,055 HJWJ2 6661 ,051 HJWKI 6640, ,047 HJWKI 6640,	.042 HJLKI 6559 .040 HJMBI 6622 .052 HJMB2 6648 .054 HJMB4 6648 .054 HJMB4 6648 .053 HJMJ2 6680 .051 HJMKI 6642 .051 HJMKI 6642 .057 HJMBI 6610	,042 HJLKI 6559 ,040 HJMB1 6522 ,050 HJMB2 6648 ,054 HJMB3 6648 ,054 HJMB4 6667 ,051 HJML1 6640 ,051 HJMKI 66410 ,057 HJMR3 6610	042 HJK1 6559 040 HJWB1 6522 052 HJWB2 6648 052 HJWB3 6648 053 HJWB3 6648 055 HJWB3 6680 051 HJWB1 6610 051 HJWB1 6610 051 HJWB1 6610 051 HJWB3 6730 062 HJWB3 6731	042 HJKI 6559 040 HJWBI 6522 052 HJWB2 6648 054 HJWB2 6648 054 HJWB3 6648 051 HJWBI 6642 051 HJWBI 6610 051 HJWBI 6710 061 HJWBI 6710 061 HJWBI 6710 061 HJWBI 6710	042 HJKI 6559 040 HJMB1 6522 055 HJMB2 6648 054 HJMB2 6648 054 HJMB4 6648 057 HJMB1 6648 057 HJMB1 6648 057 HJMB1 6610 057 HJMB3 6710 062 HJMB3 6710 062 HJMB3 6750 064 HJMB3 6750 064 HJMB3 6750 064 HJMB3 6750	042 HJLKI 6559 050 HJMB1 6652 052 HJMB2 6648 052 HJMB3 6648 055 HJMJ2 6661 055 HJMJ2 6661 055 HJMJ2 6673 051 HJMB1 6610 051 HJMB1 6610 051 HJMB3 673 064 HJMB3 673 064 HJMB3 675 064 HJMB3 675	042 HJLKI 6559 040 HJMB1 6522 052 HJMB2 6648 054 HJMB3 6648 054 HJMB3 6648 051 HJMB1 6642 051 HJMB1 6642 051 HJMB1 6642 061 HJMB1 6710 061 HJMB3 6750 062 HJMB3 6750 064 HJMB3 6750 066 HJMB3 6750	042 HJLKI 6559 040 HJMB1 6522 055 HJMB2 6648 054 HJMB3 6648 055 HJMB3 6642 051 HJMB1 6642 057 HJMB1 6642 057 HJMB1 6670 061 HJMB3 6710 062 HJMB3 6750 064 HJMB3 6750 065 HJMB3 6750 066 HJMB1 6750	042 HJLKI 6559 040 HJMB1 6620 052 HJMB2 6648 054 HJMB4 6664 055 HJMB4 6667 055 HJMB1 6648 055 HJMB1 6640 051 HJMB1 6610 051 HJMB1 6610 064 HJMB1 6610 064 HJMB1 6610 064 HJMB1 6610 064 HJMB1 6610 065 HJMB1 6710 066 HJMB1 6710 066 HJMB1 6710	042 HJLKI 6559 040 HJMBI 6522 052 HJMB2 6648 054 HJMB3 6648 054 HJMB3 6648 051 HJMBI 6642 051 HJMBI 6642 051 HJMBI 6610 061 HJMBI 6710 061 HJMBI 6710 062 HJMBI 6750 064 HJMBI 6750 065 HJMBI 6750 066 HJMBI 6750 066 HJMBI 6750 066 HJMBI 6750 067 HJMBI 6750 067 HJMBI 6750	042 HJLKI 6529 040 HJMB1 6522 055 HJMB2 6648 054 HJMB3 6648 055 HJMB1 6642 051 HJMRI 6642 057 HJMB1 6642 057 HJMB1 6670 061 HJMB3 6710 062 HJMB3 6750 064 HJMB3 6750 065 HJMB3 6750 065 HJMB3 6750 066 HJMB3 6750 066 HJMB3 6750 066 HJMB3 6750 066 HJMB3 6750 076 HJMB3 6783 076 HJMB3 6783 077 HJMB3 6814	042 HJLKI 6559 040 HJMB1 6652 052 HJMB2 6648 054 HJMB4 6664 055 HJMB4 6667 055 HJMB1 6667 057 HJMB1 6610 057 HJMB1 6610 057 HJMB1 6610 067 HJMB1 6610 067 HJMB1 6710 068 HJMB2 6731 066 HJMB1 6725 066 HJMB1 6730 066 HJMB1 6730 066 HJMB1 6730 072 HJMB1 6730 072 HJMB1 6730 072 HJMB1 6730 072 HJMB1 6730 072 HJMB1 6730 072 HJMB1 6833 072 HJMB1 6833	042 HJLKI 6559 040 HJMB1 6522 052 HJMB2 6648 053 HJMB3 6648 053 HJMB3 6642 051 HJMRI 6642 051 HJMRI 6642 051 HJMRI 6642 051 HJMRI 6610 061 HJMRI 6730 061 HJMB3 6731 062 HJMB3 6731 064 HJMB3 6731 065 HJMB1 6731 060 HJMRI 6833 071 HJPBI 6833 071 HJPBI 6833 071 HJPBI 6833 071 HJPBI 6833 071 HJPBI 6833 071 HJPBI 6833	042 HJLKI 6559 040 HJWB1 6522 052 HJWB2 6648 053 HJWB2 6648 053 HJWB2 6640 051 HJWB1 6642 047 HJWB1 6610 041 HJWB1 6710 061 HJWB3 6730 062 HJWB3 6730 064 HJWB3 6730 065 HJWB3 6730 065 HJWB3 6730 066 HJWB1 6729 071 HJPB2 6833 072 HJPB2 6833 072 HJPB2 6833 073 HJPB2 6833	042 HJLKI 6559 040 HJMB1 6628 052 HJMB2 6648 053 HJMB3 6648 055 HJMB3 6648 055 HJMB3 6680 051 HJMB1 6610 051 HJMB1 6610 051 HJMB1 6610 061 HJMB3 6730 064 HJMB3 6731 064 HJMB3 6731 064 HJMB3 6731 065 HJMB3 6731 072 HJPB3 6883 072 HJPB4 6883 072 HJPB4 6883 073 HJPB4 6883 073 HJPB4 6883 073 HJPB4 6883	042 HJLKI 6559 040 HJMB1 6522 052 HJMB2 6648 053 HJMB3 6648 053 HJMB3 6642 051 HJMRI 6642 051 HJMRI 6642 051 HJMRI 6610 061 HJMB3 6730 062 HJMB3 6731 063 HJMB4 6731 064 HJMB3 6731 065 HJMB3 6731 065 HJMB3 6731 065 HJMB3 6731 065 HJMB3 6731 065 HJMB3 6731 071 HJMB1 6833 071 HJMB3 6846 072 HJMB4 6813 071 HJMB3 6846 072 HJMB4 6813 071 HJMB3 6846 071 HJMB3 6846 071 HJMB3 6846 071 HJMB3 6846	042 HJLKI 6559 040 HJWB1 6522 052 HJWB2 6648 054 HJWB3 6648 054 HJWB3 6642 051 HJWB1 6642 047 HJWB1 6610 051 HJWB1 6710 061 HJWB3 6731 062 HJWB3 6731 063 HJWB3 6731 064 HJWB3 6731 065 HJWB1 6730 066 HJWB1 6730 066 HJWB1 6730 067 HJWB1 6893 071 HJWB3 6813 072 HJWB1 6813 072 HJWB1 6813 073 HJWB1 6813 071 HJWB3 6813 071 HJWB3 6813 071 HJWB3 6813	042 HJLKI 6559 040 HJMB1 6648 052 HJMB2 6648 053 HJMB3 6648 055 HJMB3 6648 055 HJMB3 6648 055 HJMB1 6610 051 HJMB1 6610 051 HJMB1 6610 052 HJMB1 6610 064 HJMB1 6610 065 HJMB1 6610 065 HJMB3 6731 066 HJMB1 6739 072 HJMB1 6739 072 HJMB1 6839 072 HJMB1 6839 072 HJMB1 6839 072 HJMB1 6839 072 HJMB1 6839 072 HJMB1 6839 073 HJMB4 6839 071 HJMB4 6839 071 HJMB4 6839 071 HJMB4 6839 071 HJMB4 6839 071 HJMB4 6839 071 HJMB4 6839	042 HJLKI 6559 040 HJMB1 6648 052 HJMB2 6648 054 HJMB3 6648 055 HJMB3 6642 055 HJMB3 6642 051 HJMRI 6642 051 HJMRI 6642 061 HJMRI 6610 061 HJMB3 673 062 HJMB3 673 063 HJMB3 673 064 HJMB3 673 065 HJMB3 673 065 HJMB3 673 065 HJMB3 673 065 HJMB3 675 075 HJMB3 6846 077 HJMB3 6846 077 HJMB3 6846 077 HJMB3 6846 077 HJMB3 6846 077 HJMB3 6846 077 HJMB3 6846 077 HJMB3 6846 077 HJMB3 6846 077 HJMB3 6846 077 HJMB3 6846 077 HJMB3 6846 077 HJMB3 6875 077 HJMB3 6875	0042 HJLK1 65590 0040 HJMB1 65220 0050 HJMB2 66480 0054 HJMB3 66480 0054 HJMB3 66420 0055 HJMJ2 66620 0055 HJMJ2 66620 0055 HJMB1 66420 0051 HJMR1 66420 0051 HJMR1 66420 0051 HJMR1 66420 0054 HJMB1 66420 0054 HJMB1 66420 0054 HJMB3 66900 0054 HJMB3 66900 0054 HJMB3 66900 0054 HJMB3 66900 0054 HJMB3 66900 0054 HJMB3 66900 0054 HJMB3 66900 0054 HJMB3 66900 0054 HJMB3 66900 0054 HJMB3 66900 0054 HJMB3 66900 0055 HJMB1 66900 0056 HJMB3 66900 0057 HJMB1 66900 0057 HJMB3 66900	0.042 HJLK1 65590 0.050 HJMB1 65220 0.051 HJMB2 66480 0.054 HJMB3 66420 0.054 HJMB3 66420 0.055 HJMJ2 66620 0.057 HJMB1 66100 0.057 HJMB1 66100 0.058 HJMB1 66100 0.058 HJMB1 6730 0.058 HJMB3 6730 0.058 HJMB3 6730 0.058 HJMB3 6730 0.058 HJMB3 6730 0.058 HJMB3 6730 0.059 HJMB3 6830 0.050 HJMB1 6730 0.051 HJMB3 6830 0.071 HJMB3 6830 0.072 HJMB4 68040 0.072 HJMB4 68040 0.072 HJMB4 68040 0.073 HJMB4 68040 0.074 HJMB1 68040 0.074 HJMB1 68040 0.074 HJMB1 68040 0.074 HJMB1 68040 0.074 HJMB1 68040 0.074 HJMB1 68040 0.074 HJMB1 68040	105 HJLK1 65590 1050 HJWB1 65220 1055 HJWB2 66480 1052 HJWB3 66480 1053 HJWB3 66480 1053 HJWB3 66420 1053 HJWB3 66420 1054 HJWB1 66420 1054 HJWB1 66420 1054 HJWB1 66420 1054 HJWB1 66420 1054 HJWB1 66420 1054 HJWB3 66420 1054 HJWB3 66420 1054 HJWB3 66420 1054 HJWB3 66420 1054 HJWB3 66420 1054 HJWB3 66830 1054 HJWB3 68460 1071 HJWB3 68460 1071 HJWB3 68460 1071 HJWB3 68460 1071 HJWB3 68460 1071 HJWB3 68460 1071 HJWB3 68460 1071 HJWB3 68460 1071 HJWB3 68460 1071 HJWB3 68460 1071 HJWB3 68950 1071 HJWB3 68950 1071 HJWB3 68950 1071 HJWB3 68950 1071 HJWB3 68950 1071 HJWB3 68950 1071 HJWB3 68950 1071 HJWB3 68950 1071 HJWB3 68950 1071 HJWB3 68950 1071 HJWB3 68950 1071 HJWB3 68950 1071 HJWB3 68950 1071 HJWB3 68950 1071 HJWB3 68950	0042 HJLK1 65590 0040 HJMB1 65220 0052 HJMB2 66480 0054 HJMB3 66480 0054 HJMB3 66420 0055 HJMB3 66420 0057 HJMB1 66100 0051 HJMB1 66100 0051 HJMB1 66100 0051 HJMB1 66100 0051 HJMB1 66100 0051 HJMB1 66100 0051 HJMB1 66100 0051 HJMB1 66100 0051 HJMB3 66900 0051 HJMB3 66900 0051 HJMB3 66900 0051 HJMB3 66900 0051 HJMB3 66900 0051 HJMB3 66900 0051 HJMB3 66900 0051 HJMB3 66900 0051 HJMB3 66900 0051 HJMB3 66900 0051 HJMB3 66950 0051 HJMB3 66950 0051 HJMB3 66950 0051 HJMB3 66950 0051 HJMB3 66950 0051 HJMB3 66950 0051 HJMB3 66950 0051 HJMB3 66950 0051 HJMB3 66950 0051 HJMB3 66950 0051 HJMB3 66950 0051 HJMB3 66950 0051 HJMB3 66950 0051 HJMB3 66950	0.052 HJUKI 65590 0.050 HJUBB 65220 0.051 HJUBB 66420 0.053 HJUBB 66420 0.053 HJUBB 66420 0.051 HJUBB 66420 0.051 HJUBB 66420 0.051 HJUBB 66420 0.051 HJUBB 66420 0.051 HJUBB 66420 0.051 HJUBB 67500 0.051 HJUBB 67500 0.051 HJUBB 67500 0.051 HJUBB 67500 0.051 HJUBB 67500 0.051 HJUBB 68330 0.071 HJUBB 68330 0.071 HJUBB 68330 0.071 HJUBB 68330 0.071 HJUBB 68330 0.071 HJUBB 68330 0.071 HJUBB 68330 0.071 HJUBB 68330 0.071 HJUBB 68330 0.071 HJUBB 68330 0.071 HJUBB 68330 0.071 HJUBB 68330 0.071 HJUBB 68330 0.071 HJUBB 68330 0.071 HJUBB 68330 0.071 HJUBB 68330 0.071 HJUBB 68330 0.071 HJUBB 68330 0.071 HJUBB 68330 0.072 HJUBB 68330 0.074 HJUBB 68330 0.074 HJUBB 68330 0.074 HJUBB 68330 0.074 HJUBB 68330 0.074 HJUBB 68330 0.074 HJUBB 68330 0.074 HJUBB 68330	0042 HJLK1 65590 0040 HJMB1 65220 0052 HJMB2 66480 0053 HJMB2 66480 0053 HJMB2 66610 0053 HJMB3 66620 0054 HJMB3 66620 0051 HJMB1 66700 0054 HJMB1 66700 0054 HJMB1 66700 0054 HJMB3 66700 0054 HJMB3 66700 0054 HJMB3 66700 0054 HJMB3 66700 0054 HJMB3 66700 0054 HJMB3 66700 0054 HJMB3 66700 0054 HJMB1 66700 0055 HJMB3 66700 0056 HJMB3 66700 0057 HJMB3 66700 0058 HJMB3 66700 0059 HJMB1 66700 0059 HJMB1 66700 0059 HJMB1 66700 0059 HJMB1 66700 0059 HJMB1 66700 0059 HJMB1 66700 0059 HJMB1 66700 0059 HJMB1 66700 0059 HJMB1 66700 0059 HJMB1 66700 0059 HJMB1 66700 0059 HJMB1 66700 0059 HJMB1 66700 0059 HJMB1 66700 0059 HJMB1 66700 0059 HJMB1 66700 0059 HJMB1 66700 0059 HJMB1 66700	1052 HJLK1 65590 1050 HJMB1 65220 1052 HJMB2 66480 1053 HJMB2 66480 1053 HJMB3 66420 1054 HJMB3 66420 1051 HJMB1 66510 1051 HJMB1 66510 1051 HJMB1 66510 1051 HJMB1 66510 1052 HJMB2 66420 1054 HJMB1 66510 1054 HJMB1 66510 1054 HJMB1 66510 1054 HJMB1 66510 1055 HJMB1 66510 1056 HJMB1 66510 1057 HJMB2 66510 1058 HJMB1 66830 1058 HJMB1 66830 1058 HJMB1 66830 1058 HJMB1 66830 1058 HJMB1 66830 1058 HJMB1 66830 1058 HJMB1 66830 1058 HJMB1 66830 1058 HJMB1 66830 1058 HJMB1 66830 1058 HJMB1 66830 1058 HJMB1 66830 1058 HJMB1 66830 1058 HJMB1 66830 1058 HJMB1 66830 1058 HJMB1 68550 1058 HJMB1 66850 1058 HJMB1 66850 1058 HJMB1 66850 1058 HJMB1 66850 1058 HJMB1 66850 1058 HJMB1 66850 1058 HJMB1 66850 1058 HJMB1 66850 1058 HJMB1 66850 1058 HJMB1 66850 1058 HJMB1 66850 1058 HJMB1 66850 1058 HJMB1 66850 1058 HJMB1 66850 1058 HJMB1 66950 1058 HJMB1 66850 1058 H	0052 HJUKI 65590 0054 HJUKI 65220 0055 HJUKI 66520 0054 HJUKI 66520 0055 HJUKI 66520 0055 HJUKI 66520 0057 HJUKI 66520 0057 HJUKI 66520 0057 HJUKI 66520 0057 HJUKI 66520 0057 HJUKI 66520 0057 HJUKI 66520 0057 HJUKI 66520 0057 HJUKI 66520 0057 HJUKI 66520 0057 HJUKI 66520 0057 HJUKI 66520 0057 HJUKI 66520 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 67720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720 0057 HJUKI 66720	0042 HJLKI 65590 0050 HJMB1 66270 0052 HJMB2 66480 0054 HJMB1 66420 0055 HJMJ2 66420 0055 HJMJ3 66420 0051 HJMKI 66420 0051 HJMKI 66420 0051 HJMKI 66420 0051 HJMBI 66420 0051 HJMBI 66420 0051 HJMBI 66730 0064 HJMBI 67500 0070 HJMBI 67500 0071 HJPBI 6730 0071 HJPBI 68330 0071 HJPBI 68340 0071 HJPBI 68740 0071 HJMBI 69740	0042 HJLK1 65590 0040 HJUR1 65220 0050 HJUR1 65220 0053 HJUR3 66480 0053 HJUR3 66480 0053 HJUR3 66420 0051 HJUR3 66420 0051 HJUR3 66420 0051 HJUR3 66420 0051 HJUR3 66420 0052 HJUR3 66420 0054 HJUR3 66420 0054 HJUR3 66420 0054 HJUR3 66830 0054 HJUR3 66830 0054 HJUR3 66830 0054 HJUR3 66830 0054 HJUR3 66830 0054 HJUR3 66930 0054 HJUR3 66930 0054 HJUR3 66930 0055 HJUR3 66930 0056 HJUR3 66930 0057 HJUR3 66930 0058 HJUR3 66930 0059 HJUR3 66930 0059 HJUR3 66930 0059 HJUR3 66930 0059 HJUR3 66930 0059 HJUR3 66930 0059 HJUR3 66930	0042 HJLKI 65590 0040 HJUBI 65220 0052 HJUBI 65220 0054 HJUBI 66570 0055 HJUBI 66570 0057 HJUBI 66570 0057 HJUBI 66570 0057 HJUBI 66570 0057 HJUBI 66570 0057 HJUBI 66570 0057 HJUBI 66570 0057 HJUBI 66570 0057 HJUBI 66570 0057 HJUBI 66570 0057 HJUBI 66570 0057 HJUBI 66570 0057 HJUBI 66570 0057 HJUBI 66570 0057 HJUBI 66750 0057 HJUBI 66970 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 69950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950 0057 HJUBI 66950	0042 HJLKI 65590 0040 HJUBI 65220 0050 HJUBI 65220 0052 HJUBI 65220 0054 HJUBI 66420 0055 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66730 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 66420 0051 HJUBI 6950 0051 HJUBI 66420 0052 HJUBI 66420 0053 HJUBI 66420 0053 HJUBI 66420 0054 HJUBI 66420 0055 HJ	0.042 HJLKI 65590 0.050 HJWB1 65220 0.052 HJWB2 66520 0.053 HJWB2 66620 0.053 HJWB3 66620 0.051 HJWB3 66620 0.051 HJWB3 66620 0.051 HJWB3 66620 0.051 HJWB3 66200 0.051 HJWB3 66200 0.051 HJWB3 66200 0.051 HJWB3 66200 0.051 HJWB3 67200 0.051 HJWB3 67200 0.051 HJWB3 68300 0.052 HJWB3 68300 0.054 HJWB3 68300 0.054 HJWB3 68300 0.054 HJWB3 68300 0.054 HJWB3 68300 0.054 HJWB3 68300 0.054 HJWB3 68300 0.055 HJWB3 68300 0.056 HJWB3 68300 0.056 HJWB3 68300 0.057 HJWB3 68300 0.058 HJWB3 68300 0.058 HJWB3 68300 0.058 HJWB3 68300 0.058 HJWB3 69300 0.058 HJWB3	0.042 HJLK1 65590 0.040 HJUR1 65220 0.050 HJUR1 65220 0.053 HJUR3 66420 0.053 HJUR3 66420 0.053 HJUR3 66420 0.054 HJUR3 66420 0.051 HJUR3 66420 0.051 HJUR3 66420 0.051 HJUR3 66420 0.051 HJUR3 66420 0.052 HJUR3 66420 0.054 HJUR3 66420 0.054 HJUR3 66420 0.054 HJUR3 66420 0.054 HJUR3 66420 0.054 HJUR3 66830 0.054 HJUR3 68460 0.054 HJUR3 68460 0.054 HJUR3 68460 0.054 HJUR3 68460 0.054 HJUR3 68460 0.054 HJUR3 68890 0.054 HJUR3 68950 0.054 HJUR3 69560 0.054 HJUR3 69960 0.054 HJUR3 69960 0.054 HJUR3 69960 0.054 HJUR3 699710 0.055 HJUR3 699710 0.055 HJUR3 699710 0.055 HJUR3 699710 0.056 HJUR3 699710 0.057 HJUR3 699710 0.058 HJUR3 70620 0.117 HJUR3 70620 0.118 HJUR3 70630 0.118 HJUR3 70630 0.118 HJUR3 70630	0042 HJLK1 65590 0040 HJUB1 65220 0054 HJUB2 66480 0054 HJUB3 66480 0054 HJUB3 66420 0051 HJUB3 66420 0051 HJUB3 66420 0051 HJUB3 66420 0051 HJUB3 66420 0051 HJUB3 66420 0051 HJUB3 66420 0051 HJUB3 66420 0051 HJUB3 66420 0051 HJUB3 66420 0052 HJUB3 66420 0054 HJUB3 66420 0054 HJUB3 66420 0055 HJUB3 66420 0056 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66520 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66420 0057 HJUB3 66520 0057 H	0052 HJUKI 65590 0054 HJUKI 65220 0055 HJUKB 66520 0055 HJUKB 66520 0055 HJUKB 66520 0055 HJUKB 66520 0055 HJUKB 66520 0057 HJUKB 66520 0058 HJUKB 66520 0058 HJUKB 66520 0058 HJUKB 66520 0059 HJUKB 66520 0059 HJUKB 66520 0050 HJUKB 700520 0050 HJUKB 700520 0050 HJUKB 700520 0050 HJUKB 700520	0.052 HJLK1 65590 0.050 HJMB1 65220 0.052 HJMB2 66520 0.053 HJMB3 66520 0.053 HJMB3 66520 0.053 HJMB3 66520 0.051 HJMB1 66520 0.051 HJMB1 66520 0.051 HJMB1 66520 0.051 HJMB3 66520 0.051 HJMB3 66520 0.051 HJMB3 66720 0.051 HJMB3 67310 0.051 HJMB3 67310 0.051 HJMB3 67310 0.051 HJMB3 67310 0.051 HJMB3 67310 0.051 HJMB3 67310 0.051 HJMB3 68750 0.051 HJMB3 70520 0.052 HJMB3 70520 0.053 HJMB3 70520 0.053 HJMB3 70520	0.052 HJLK1 65590 0.050 HJMB1 65220 0.052 HJMB2 66520 0.053 HJMB3 66520 0.053 HJMB3 66520 0.053 HJMB3 66520 0.051 HJMB1 66510 0.051 HJMB1 665100 0.051 HJMB1 665100 0.051 HJMB1 665100 0.052 HJMB1 665100 0.054 HJMB1 665100 0.054 HJMB1 665100 0.054 HJMB1 67500 0.057 HJMB3 665100 0.057 HJMB3 665100 0.058 HJMB1 667500 0.058 HJMB1 667500 0.058 HJMB1 667500 0.059 HJMB1 667500 0.059 HJMB1 667500 0.059 HJMB1 667500 0.059 HJMB1 667500 0.059 HJMB1 667500 0.059 HJMB1 667500 0.059 HJMB1 667500 0.059 HJMB1 667500 0.059 HJMB1 667500 0.059 HJMB1 667500 0.059 HJMB2 66710 0.059 HJMB1 667500 0.059 HJMB1 667500 0.059 HJMB1 667500 0.059 HJMB1 667500 0.059 HJMB1 667500 0.059 HJMB1 667500 0.059 HJMB1 667500 0.059 HJMB1 667500 0.059 HJMB1 705500 0.0	0042 HJLKI 65590 0040 HJUBI 65220 0050 HJUBI 65220 0052 HJUBI 66570 0053 HJUBI 66570 0054 HJUBI 66500 0051 HJUBI 66500 0051 HJUBI 66500 0051 HJUBI 66500 0051 HJUBI 66500 0051 HJUBI 66500 0051 HJUBI 66500 0051 HJUBI 66500 0051 HJUBI 66500 0051 HJUBI 66500 0051 HJUBI 66500 0051 HJUBI 66500 0051 HJUBI 66500 0051 HJUBI 66900 0051 HJUBI 66900 0051 HJUBI 66900 0051 HJUBI 66900 0051 HJUBI 66900 0051 HJUBI 66900 0051 HJUBI 66900 0051 HJUBI 66900 0051 HJUBI 66900 0051 HJUBI 66900 0051 HJUBI 66900 0051 HJUBI 66900 0051 HJUBI 66900 0051 HJUBI 66900 0051 HJUBI 66900 0051 HJUBI 69900 0051 HJUBI 66900 0052 HJUBI 66900 0053 HJUBI 66900 0053 HJUBI 66900 0053 HJUBI 66900 0053 HJUBI 66900 0053 HJUBI 66900 0053 HJUBI 66900 0054 HJUBI 66900 0055 H	0042 HJLKI 65590 0040 HJUBI 65220 0050 HJUBI 65220 0052 HJUBI 66520 0054 HJUBI 66620 0055 HJUBI 66620 0051 HJUBI 66620 0051 HJUBI 66620 0051 HJUBI 66500 0051 HJUBI 66720 0051 HJUBI 66720 0051 HJUBI 66720 0051 HJUBI 66720 0051 HJUBI 66720 0052 HJUBI 66720 0054 HJUBI 66720 0054 HJUBI 66720 0054 HJUBI 66720 0054 HJUBI 66720 0054 HJUBI 66720 0054 HJUBI 66720 0054 HJUBI 66720 0054 HJUBI 66720 0054 HJUBI 66720 0057 HJUBI 66720 0057 HJUBI 66720 0057 HJUBI 66720 0057 HJUBI 66720 0057 HJUBI 66720 0057 HJUBI 66720 0057 HJUBI 66720 0057 HJUBI 66720 0057 HJUBI 66720 0057 HJUBI 69720 0057 HJUBI 66720 0057 HJUBI 66720 0057 HJUBI 66720 0057 HJUBI 66720 0057 HJUBI 66720 0057 HJUBI 66720 0057 HJUBI 66720 0057 HJUBI 66720 0057 HJUBI 17620 0057 HJUBI 17620 0057 HJUBI 17620 0057 HJUBI 17620 0057 HJUBI 17620	0.052 HJLK1 65590 0.050 HJWB1 65220 0.052 HJWB3 66520 0.053 HJWB3 66520 0.053 HJWB3 66520 0.053 HJWB3 66520 0.051 HJWB1 66520 0.051 HJWB1 66520 0.051 HJWB1 66100 0.052 HJWB3 66100 0.054 HJWB1 66100 0.055 HJWB1 66100 0.054 HJWB1 66100 0.055 HJWB1	0.042 HJLKI 65590 0.040 HJURI 65220 0.050 HJURB 66480 0.054 HJURB 66480 0.054 HJURB 66480 0.054 HJURB 66480 0.051 HJURB 66480 0.051 HJURB 66480 0.054 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.054 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.055 HJURB 66480 0.056 HJURB 66480 0.056 HJURB 66480 0.057 HJURB 66480 0.058 HJURB	0042 HJLKI 65590 0040 HJUBI 65220 0055 HJUBB 66480 0054 HJUBB 66480 0055 HJUBB 66480 0055 HJUBB 66480 0051 HJUBB 66480 0051 HJUBB 66480 0051 HJUBB 66480 0051 HJUBB 66480 0051 HJUBB 66480 0051 HJUBB 66480 0051 HJUBB 66890 0052 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0054 HJUBB 66890 0055 HJUBB 69900 0056 HJUBB 66890 0056 HJUBB 66890 0057 HJUBB 66890 0057 HJUBB 669900 0057 HJUBB 669900 0057 HJUBB 669900 0057 HJUBB 669900 0057 HJUBB 669900 0057 HJUBB 669900 0057 HJUBB 669900 0057 HJUBB 669900 0057 HJUBB 669900 0057 HJUBB 669900 0057 HJUBB 669900 0057 HJUBB 669900 0057 HJUBB 669900 0057 HJUBB 669900 0057 HJUBB 69900 0057 HJUBB 669900 057 HJUBB 66900 0057 HJUBB 66900 0057 HJUBB 66900	0.052 HJLKI 65590 0.050 HJWB1 65220 0.052 HJWB3 66480 0.053 HJWB3 66480 0.053 HJWB3 66480 0.053 HJWB3 66480 0.051 HJWB1 66420 0.051 HJWB1 66420 0.051 HJWB1 66420 0.051 HJWB3 66420 0.052 HJWB3 66420 0.053 HJWB4 67310 0.054 HJWB3 67310 0.054 HJWB3 67310 0.054 HJWB3 67310 0.057 HJWB4 67310 0.057 HJWB3 67310 0.057 HJWB3 68320 0.057 HJWB3 68320 0.057 HJWB3 68320 0.057 HJWB3 68320 0.057 HJWB3 68320 0.057 HJWB3 68320 0.057 HJWB3 68320 0.057 HJWB3 68320 0.057 HJWB3 68320 0.057 HJWB3 68320 0.057 HJWB3 68320 0.057 HJWB3 68320 0.057 HJWB3 68320 0.057 HJWB3 68320 0.057 HJWB3 68320 0.057 HJWB3 68320 0.057 HJWB3 68320 0.057 HJWB3 68320 0.057 HJWB3 68320 0.058 HJWB3 68320 0.058 HJWB3 68320 0.058 HJWB3 68320 0.058 HJWB3 68320 0.058 HJWB3 68320 0.058 HJWB3 70520 0.058 HJWB3	0.052 HJLKI 65590 0.050 HJMB1 65220 0.053 HJMB2 66620 0.053 HJMB3 66620 0.054 HJMB3 66620 0.051 HJMB1 666100 0.051 HJMB1 66100 0.052 HJMB1 66100 0.054 HJMB1 66100 0.054 HJMB1 66100 0.057 HJMB2 67500 0.057 HJMB3 66100 0.058 HJMB1 66100 0.058 HJMB1 66100 0.058 HJMB1 66100 0.058 HJMB1 66100 0.058 HJMB1 66100 0.059 HJMB1 66100 0.059 HJMB1 66100 0.050 HJMB2 66100 0.051 HJMB2 66100 0.051 HJMB3 66100 0.051 HJMB3 66100 0.052 HJMB1 66100 0.053 HJMB1 66100 0.054 HJMB2 66100 0.054 HJMB2 66100 0.054 HJMB2 66100 0.055 HJMB1 66100 0.055 HJMB1 66100 0.055 HJMB1 66100 0.055 HJMB1 66100 0.055 HJMB1 66100 0.055 HJMB1 66100 0.055 HJMB1 66100 0.055 HJMB1 66100 0.055 HJMB1 66100 0.055 HJMB1 702	0042 HJLKI 65590 0040 HJUBI 65220 0050 HJUBB 66480 0054 HJUBB 66480 0055 HJUBB 66420 0055 HJUBB 66420 0051 HJUBB 66420 0051 HJUBB 66420 0051 HJUBB 66420 0051 HJUBB 66420 0051 HJUBB 66420 0051 HJUBB 66420 0052 HJUBB 66420 0054 HJUBB 66420 0054 HJUBB 66420 0054 HJUBB 66420 0054 HJUBB 66420 0054 HJUBB 66420 0054 HJUBB 66420 0054 HJUBB 66420 0055 HJUBB 66420 0057 HJUBB 7120 0057 HJUBB 7120 0	0.042 HJLKI 65590 0.050 HJWB1 65220 0.052 HJWB3 66480 0.053 HJWB3 66480 0.053 HJWB3 66480 0.051 HJWR1 66420 0.051 HJWR1 66420 0.051 HJWB3 66420 0.051 HJWB3 66420 0.051 HJWB3 66420 0.052 HJWB3 67310 0.053 HJWB3 67310 0.054 HJWB3 67310 0.054 HJWB3 67310 0.054 HJWB3 67310 0.057 HJWB3 67310 0.057 HJWB3 67310 0.057 HJWB3 67320 0.071 HJWB3 68320 0.071 HJWB3 68320 0.072 HJWB3 68320 0.073 HJWB1 68320 0.074 HJWB1 68320 0.074 HJWB1 69320 0.074 HJWB1 69320 0.075 HJWB3 69320 0.076 HJWB3 69320 0.076 HJWB3 69320 0.076 HJWB3 69320 0.076 HJWB3 69320 0.076 HJWB3 69320 0.077 HJWB3 69320 0.076 HJWB3 69320 0.077 HJWB3 70520 0.078 HJWB1 70520 0.078 HJWB1 70520 0.078 HJWB1 70520 0.078 HJWB1 70520 0.078 HJWB1 70520 0.078 HJWB1 70520 0.078 HJWB1 70520 0.078 HJWB1 70520 0.078 HJWB1 70520 0.078 HJWB1 70520 0.078 HJWB1 70520 0.078 HJWB1 70520 0.078 HJWB1 70520	0.052 HJLK1 65590 0.050 HJMB1 65220 0.052 HJMB2 66620 0.053 HJMB3 66620 0.053 HJMB3 66620 0.054 HJMB1 666100 0.051 HJMB1 666100 0.051 HJMB1 666100 0.054 HJMB1 666100 0.054 HJMB1 66700 0.054 HJMB1 66700 0.054 HJMB1 66700 0.057 HJMB2 67700 0.057 HJMB3 66100 0.056 HJMB1 66700 0.057 HJMB3 66100 0.057 HJMB3 66100 0.057 HJMB3 66100 0.057 HJMB3 66100 0.057 HJMB3 66100 0.057 HJMB3 66100 0.057 HJMB1 66950 0.057 HJMB1 66950 0.057 HJMB1 66950 0.057 HJMB1 66950 0.057 HJMB1 66950 0.057 HJMB1 66950 0.057 HJMB1 66950 0.057 HJMB1 66950 0.057 HJMB1 66950 0.057 HJMB1 66950 0.057 HJMB1 66950 0.057 HJMB1 66950 0.057 HJMB1 66950 0.057 HJMB1 70220 0.057 HJMB1 70220 0.057 HJMB1 70220 0.057 HJMB1 70220 0.057 HJMB1 70220 0.057 HJMB1 70220 0.057 HJMB1 70220 0.057 HJMB1 70220 0.057 HJMB1 70220 0.057 HJMB1 70220 0.057 HJMB1 70220 0.057 HJMB1 70220 0.057 HJMB1 70220 0.057 HJMB1 70220 0.057 HJMB1 70220 0.057 HJMB1 70220 0.057 HJMB1 70220 0.057 HJMB1 70220 0.057 HJMB1 70220

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 8)

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 9)

																																	_									,												
																																	_							•														
																																	٧.	901														-						
0717		0814	67.70	0925	4300	4340	4380	4430	4470	0145	3780	4550	4590	4630	4670	4710	4750	4 790	4830	4870	0165	3820	4950	0667	5030	3860	3900	3940	3980	4020	8	410	202	2		3 3 4	`			25980								53700						
0101		112	2144	17.13	5	7 TA	91.4	- I d H	8101	- T - H		HP20	нР21	11922	нР23	HP24	HP25	HP26	HP 2.1	HP 28	HP29	HP.2	H6 30	нР 31	HP 32	HP 3	HP4	HP5	нр6	~ dH		OL S	X .	3		¥	JAC	JAC	JAC	JAC	740	3		` Y	, 7	_	7	_	٢	۲	4	۲:	٤:	JAGS
0.16.0.370	7	26606016	216 00 014	616666	110,001	01600011	110,003	100.0.00.	200.00.10.	500404704	13,0,131	*03 * 0 * 004	.04.C.CO>	.05,0,006	,00,0,00,	10000100	10,0,027	11,0,0,11,	15.0.377	,13,0,377	14,0,377	100.0.10.	12.0.177	16,0,100	17,0,071	100.0.70.	03:0,001	.04.0.001	010.0.50	16,0,365	16,0,366	16.0.367	5000000	20000	00.0.00	510.0.00	.00.00	.00,00,	\$62.0.00.	.00,1,030	,00,1,067		100.000	00.1.073	00.00.301	.00,1,040	.00,1,077	550.0.00.	.00,0,150	,00° c,306	.00,1.044	.00,1,103	,00,0,00	,00,0,234
	0.01	0101	HP10	01dH 11dH 21dH	01dH 11dH 11dH 113	01ddH 11dH 11dH 113	HP10 HP12 HP13 HP14	4 4 4 4 5 1 3 3 2 5 1 4 4 4 5 1 3 3 5 5 1 4 4 4 5 1 3 3 5 1 4 4 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1	4 H H H H H H H H H H H H H H H H H H H	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1		H H H H H H H H H H H H H H H H H H H	H H H H H H H H H H H H H H H H H H H	## ## ## ## ## ## ## ## ## ## ## ## ##	HP 19 HP 19 HP 19 HP 19 HP 19 HP 19 HP 19 HP 19 HP 19 HP 19 HP 19 HP 19 HP 19 HP 19 HP 19 HP 22 HP 22 HP 22 HP 23 HP 24 HP 25	HP 10 10 10 10 10 10 10 10 10 10 10 10 10	HP 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	HP 10 10 10 10 10 10 10 10 10 10 10 10 10	HP 10 13 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	## ## ## ## ## ## ## ## ## ## ## ## ##	HP 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	## ## ## ## ## ## ## ## ## ## ## ## ##	HP 10 2 3 3 2 2 2 4 4 5 3 3 4 4 5 4 5 4 5 4 5 4 5 4 5 4 5	## ## ## ## ## ## ## ## ## ## ## ## ##	H H H H H H H H H H H H H H H H H H H	HP 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	### ### ### ### ### ### ### ### ### ##	HP10 HP13 HP13 HP14 HP16 HP16 HP19 HP19 HP22 HP22 HP22 HP22 HP22 HP23 HP24 HP25 HP25 HP26 HP26 HP26 HP27 HP26 HP27 HP27 HP28 HP27 HP28 HP28 HP28 HP29 HP29 HP29 HP29 HP29 HP29 HP29 HP29	H H H H H H H H H H H H H H H H H H H	H H H H H H H H H H H H H H H H H H H	HP10 HP112 HP13 HP13 HP14 HP15 HP16 HP16 HP20	HP10 HP12 HP13 HP13 HP14 HP15 HP16 HP19 HP20 HP20 HP20 HP21 HP20 HP21 HP20	HP10 4140 HP11 4220 HP13 4260 HP13 4340 HP16 4380 HP16 4430 HP19 4510 HP19 4510 HP20 4550 HP21 4550 HP21 4590 HP21 4590 HP25 4750 HP26 4750 HP27 4910 HP28 4870 HP29 4900 HP31 4	HP10 4140 HP12 4220 HP13 4220 HP13 4220 HP16 4340 HP16 4380 HP19 4470 HP19 4470 HP21 4470 HP21 4470 HP21 4590 HP22 4590 HP23 4630 HP24 4750 HP26 4750 HP27 4750 HP28 4750 HP29 4750 HP29 4750 HP20 4230 HP20 4233	HP10 4140 HP112 4260 HP13 4260 HP13 4260 HP14 4300 HP19 4430 HP19 4430 HP20 4430 HP21 4550 HP21 4560 HP21 4560 HP21 4560 HP22 4670 HP22 4670 HP21 4590 HP22 4670 HP23 4910 HP2 4950 HP2 4950 HP2 4950 HP2 4950 HP3 3960 HP3 3960 HP4 3040 HP5 3940 HP6 3940 HP7 4020 HP8 4000 HP8	HP10 4140 HP11 4220 HP13 4260 HP13 4260 HP14 4340 HP16 4430 HP19 4430 HP19 4430 HP20 4430 HP21 4550 HP21 4550 HP21 4550 HP22 4630 HP22 4630 HP23 4630 HP24 4750 HP26 4750 HP26 4750 HP27 4830 HP28 4870 HP28 4870 HP28 4870 HP28 4870 HP29 4900 HP2 4900 HP2 4900 HP3 3860 HP3 4900 HP3 49	HP10 4140 HP11 4220 HP13 4220 HP13 4220 HP13 4340 HP14 4340 HP16 4430 HP19 4470 HP19 4470 HP19 4470 HP20 4550 HP21 4550 HP21 4630 HP21 4630 HP22 4670 HP2 4750 HP3 4750 HP3 HP3 HP3 HP3 HP3 HP3 HP3 HP3 HP3 HP3	HP10 HP11 HP13 HP13 HP13 HP13 HP13 HP13 HP14 HP16 HP17 HP19 HP19 HP20	HP10 4140 HP112 420 HP113 4260 HP13 4260 HP13 4340 HP14 4340 HP19 4470 HP19 4470 HP19 4470 HP20 4470 HP21 4560 HP21 4560 HP21 4560 HP21 4560 HP21 4560 HP22 4670 HP21 4560 HP22 4670 HP21 4560 HP21 4560 HP22 4670 HP23 4670 HP23 4670 HP24 4710 HP26 4710 HP2 4710 HP26 4710 HP27 4830 HP28 4710 HP28 4710 HP29 4710 HP29 4710 HP29 4710 HP29 4710 HP20 4720 HP20 4720 HP20 4720 HP20 4720 HP21 53340 HP21 53340 HP21 53340 HP22 4660 HP22 4660 HP22 4660 HP23 3860 HP23 3860 HP23 3860 HP23 3860 HP26 4720 HP26 4720 HP27 42090 HP27 42330 HP28 42090 HP28 42090 HP28 42090 HP29 42000 HP29 42000 HP2	HP10 HP112 HP113 HP113 HP13 HP13 HP13 HP14 HP16 HP19 HP19 HP19 HP19 HP20 HP20 HP20 HP20 HP20 HP20 HP20 HP20	HP10 HP11 HP112 HP12 HP13 HP13 HP14 HP16 HP16 HP19 HP19 HP19 HP19 HP19 HP20 HP20 HP20 HP20 HP20 HP20 HP20 HP20	HP10 HP11 HP11 HP12 HP13 HP13 HP14 HP16 HP16 HP16 HP17 HP18 HP19 HP19 HP19 HP20 HP20 HP20 HP21 HP20 HP20 HP20 HP20 HP20 HP20 HP20 HP20	HP10 HP112 HP112 HP113 HP13 HP13 HP13 HP14 HP16 HP16 HP16 HP18 HP19 HP19 HP19 HP19 HP20 HP20 HP20 HP20 HP20 HP20 HP20 HP20	HP10 4140 HP11 4220 HP12 4260 HP13 4300 HP13 4300 HP14 4300 HP19 4310 HP20 4300 HP20 4300 HP20 4300 HP20 4500 HP20 4500	HP10 4140 HP11 4220 HP12 4260 HP13 4260 HP13 4360 HP16 4300 HP19 4310 HP19 4510 HP20 4550 HP20 4550 HP21 4560 HP21 4560 HP21 4560 HP22 4670 HP23 4670 HP23 4670 HP23 4670 HP24 4630 HP26 4630 HP27 4670 HP2 4630 HP3 HP2 4630 HP3 HP3 HP3 HP3 HP3 HP3 HP3 HP3 HP3 HP3	HP10 4140 HP11 420 HP12 420 HP13 4300 HP13 4300 HP13 4430 HP18 4430 HP19 4430 HP19 4430 HP20 4430 HP21 4430 HP21 4430 HP21 4430 HP21 4430 HP22 4430 HP23 4430 HP23 4470 HP2 4750 HP2 47	HP10 4140 HP11 420 HP14 4300 HP15 4300 HP16 4300 HP17 4430 HP18 4430 HP18 4430 HP18 4430 HP18 4430 HP19 4430 HP20 44	HP10 4140 HP11 420 HP13 4300 HP14 4300 HP15 4300 HP18 44300 HP18 44300 HP18 44300 HP18 44300 HP20 4550 HP2	HP10 4140 HP11 4220 HP14 4300 HP14 4300 HP16 4300 HP17 4430 HP18 4470 HP18 4	HP10 4140 HP11 4220 HP14 4300 HP16 4300 HP16 4300 HP18 4470 HP18 4470 HP19 4470 HP19 4470 HP20 4550 HP21 4550 HP21 4550 HP21 4550 HP21 4550 HP21 4550 HP21 4550 HP22 4570 HP22 4570 HP23 4570 HP23 4570 HP24 4590 HP26 4590 HP27 4590 HP28 4590 HP28 4590 HP29 4	HP10 4140 HP11 4220 HP14 4300 HP16 4300 HP16 4300 HP16 4300 HP17 4470 HP18 4470 HP18 4470 HP20 4510 HP20 4520 HP21 4560 HP21 4560 HP21 4560 HP21 4560 HP22 4570 HP22 4570 HP23 4560 HP23 4560 HP24 4700 HP26 4570 HP27 4570 HP28 4400 HP28 4400 HP28 4400 HP29 3800 HP29 4800 HP29 4	4140 4180 4220 4220 4300 4340 4430 4430 4430 4430 4430 4450 4550 4550 4570 410 410 410 410 410 410 410 41

	54910 100 100 100 100 100 100 100 100 100	
· ,	0	
• .	04370	
	>4∠8 0	
	0 71	•
	5 4 0 5 0	
	5 3 9 8 0 5 6 9 4 0	
	53880 55510	
. 02833	53820 55030 55630 56620 56620 567100	
1863 1863 1863 1811 1812 1812 1814 1814 1818	JA JS JA JS JA JA JA JA JA JA JA JA JA JA JA JA JA J	JBH1- JBH3- JBH3- JBH2- JBM2- JBM2- JBM2- JBM2-
00.0.11.047 000.11.047 000.11.047 000.00.236 000.01.053 000.01.053 000.01.053	000 10 10 10 10 10 10 10 10 10 10 10 10	000-1-214 000-1-254 06-0-122 06-0-161 000-1-261 000-1-267

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 10)

EIR PUINIS UF REF			400				Ter to								ند. د . خد د .									·	ū						•							-						00009	•	06776		•				
2																																																				
▼ sannusi	1691	JCh2	JC B 4	JCHS	1006	2006	3005	JC 05	3003	JCE2	JCE 4	JCE5	7.17	יין ביין ביין	10.0	JCHI	JCH2	JCH4	JC J2	10,14	JCK2	1906	7085	1083	1004	7005	1004	2002	1000	1062	JOE 3	JOE 4	JUFI	JDF3	1000	500	1100	11.01	FOC	JE A2	JEBI	JE82	JE83	JER4	JE85	JEC 1.A	10.0	JEC4	JEC 5	JE03	100	6036
LEFT HAND	•		•		•	•		•	•	•	. 🏶	٠.	٠,,									•	•	•					•		• .•			•	•	•					•	•	•	•	•				•	1,01,0,167	•	•

	61210 62000 62870 62870	64130
	61140 61930 62790	64030
	61070 61860 62710	63960
	62610	63840
	60320 61720 62480	63770
	60260 61600 62410	63640
	60200 61530 62340	63570
•	61360 61360 63270 60900	63470
	62900 629200 62980 60870 62930	63410
JE 62 JE 64 JE 73 JE 74 JE 63 JE 14 JE 14 JE 14	16 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	JH62 JH J5
901,0,145 901,0,216 901,0,175 901,0,175 901,0,123 901,0,123 901,0,226 901,0,226	101.02.06 101.02.06 101.02.06 101.02.06 101.02.06 101.02.06 101.02.06 101.02.06 101.02.06 101.02.06 101.02.06 101.02.06 101.02.06 101.02.06 102.06 103.	02,0,114

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 12)

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 13)

		67650	64540 67680		70140
		67460	6470 67560		0 2 6 6 9
		67270	66330 67490		69760
		56820	66020 61370		69320 71800 71770 71770
		66630	უნ (? ეენ (?		69130 71616 69100 71540
		66440	07169		68940 71420 68910 71390
	तं	06659	05899 0112		68500 68480 70910 70910
04150		008<9	05640		68320 70810 70780
64200		01959	66660 66660 66050		68130 70620 68100 70590
.01,1,022 JJB1A	.02,0,212, JJ63 .02,0,227, JKB1 .02,0,263, JKB3 .02,1,014, JLB1	11.62 11.83 11.83 11.85 11.32	02-1-131 JL J3 02-1-131 JL J3 02-1-131 JL J3 02-1-046 JLK1 02-1-132 JK81 02-1-205 JK83 02-1-205 JK83 02-1-205 JK83 02-1-205 JK J8 02-1-205 JK J8 02-1-205 JK J8 02-1-205 JK J8	02. 1, 341 JNB4 02. 1, 341 JNB4 02. 1, 337 JNJ2 02. 1, 274 JNJ3 02. 0.020 JPB1 03. 0.020 JPB2 03. 0.073 JPB3 03. 0.072 JPB3 03. 0.072 JPB4 03. 0.072 JPB3	1,03,6,355 JPJ4 1,03,0,356 JPJ4 1,03,0,356 JPJ5 1,03,0,047 JPK1 1,03,0,047 JPK1 1,03,0,103 JPJ5 1,03,0,103 JPJ5 1,03,0,224 JQB4 1,03,0,224 JQR1 1,03,0,224 JRB1 1,03,0,273 JRB2 1,03,0,273 JRB3 1,03,0,273 JRB3 1,03,0,315 JRB3

		72670	3900
	•	72610	.736.30
	1. :: 1. ::	72550	(1357)
	. K. S.	72490	73510
		72430	73450
		72370	73930
		72310 72840	73330
		72250	73270
70170	r.	72190	72880 73750 54570
JRKI JSB1 JSB2 JSB3 JSB3 JSB2 JTB2 JTB2 JTB3 JTB3	11.13 10.43 10.63 10.63 10.63 10.63 11.03 11.03	7	1 V U U V U U V U U V U U V U U V U U V U U U V U U U V U U U U V U U U W W W W
03.0.272 03.1.020 03.1.074 03.1.074 03.1.073 03.1.073 03.1.050 03.1.050 03.1.050 03.1.050 03.1.050	0.00 10 10 10 10 10 10 10 10 10 10 10 10 1	1004,04,04,04,04,04,04,04,04,04,04,04,04,	1,004,1,405 1,004,1,243 1,004,1,120 1,004,1,150 1,000,0,217 1,000,0,217 1,000,0,227 1,000,0,207 1,000,0,207 1,000,0,207 1,004,1,205 1,004,1,205 1,004,1,205 1,004,1,205 1,004,1,205 1,004,1,004 1,004
	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	¹ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	च ज.च ज ज.च ज ज <u>ं</u> ,च ज् चं जू ज जं ज ज

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 14)

LEFT HAND SYMBOLS AND THEIR POINTS OF REFERENCE

75920							
75920							
75920 76480							
76480		16060	16120	76180	76220	76270	76.130
			76680	76720	76780	76820	24.000
16920	76980 77020	~	17240	77300	77340	17400	77440
			77800	77850	77910	17970	78010
	78270 78360	78420	78520	78560	78660	78700	788(
78840						;	
044							
0544/							
		•					
0.00	0/15/ 0115/	74210	14270	74310	74370	14410	74680
77030					٠.		
	•						
		16470	. 76570	76670	76770	16870	76970
		76500	16600	76700	76800	16900	17000
		77380	11730	17890			
			11790	77840			
	78540 78820						
78.70							
00.70							
78650							
20000							

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 15)

77,0,0,032 77,0,0	PUINIS OF REFERENCE				
0.032 (1, 9370) 9880 9880 9381	01176	0529	36680	37190	37220
0.002 (1) (422.0 (4410 (38580		39510	39670	0/104
Colored Colo	43270		43890	43950	44220
10.032 KI 56450 5460 44840 47520 52610 5270 50.032 KI 56600 54470 54520 54570 54570 54570 56030 50.032 KI 56600 54470 54570 54570 54570 54570 54570 56030 50.032 KI 56600 54470 54570 54570 54570 54570 56030 50.032 KI 56030	01555		45930	46080	46300
0.032 KI 50630 50640 51100 51320 52510 52700 0.032 KI 50630 50640 64520 64570 64570 64570 0.032 KI 60630 65500 65500 65500 65500 65500 65500 0.032 KI 60640 65500	46840		49440	20120	20220
0.032 Ki 64410 64470 64520 64530 64790 64790 60032 Ki 65000 60032 Ki 65000 60032 Ki 65000 60032 Ki 65000 60032 Ki 65000 60032 Ki 65000 60032 Ki 65000 60030	21100		53160	53280	64360
0.032 Ki	64520		64840	94400	64950
0.032 Ki	67190		75400	78290	09867
0.032 K1 87840 87950 679	19750 8		80760	90840	07608
1, 1, 2, 3, 4, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	9 08509		06000	06400	0000
7.770 K2		0.00	. 00367	72727	73700
0.137 (3.14) 0.147 (3.14) 0.147	42730 42730	0987	43330	43010	43100
0.135 K324 0.137 K324 0.137 K324 0.137 K342 0.137 K342 0.137 K342 0.137 K342 0.134 K354 0.134 K354 0.134 K354 0.134 K37 0.135 K37 0.135					
0.1772 K3472 37410 0.1372 K3472 37410 0.131 K354 7400 74160 74260 74360 0.134 K358 74000 74190 74290 74390 0.134 K358 74000 74190 74290 74390 0.134 K378 42280 74280 74280 74280 0.1031 K77 8640 86640 87390 87560 87790 0.1031 K77 8640 8750 8750 8750 8750 8750 8750 8750 875					
1,13 1,3 1,3 1,4					
1416 1746 1745 1746 17420 17416 17420 17416 17420 17416 17420 17419 1741					
1,124 1,354 1,4090 1,4190 1,4290 1,4390 1,44 1,4354 1,424 1,425 1,424 1,425 1,424 1,425 1,424 1,425 1,424 1,425 1,424 1,425 1,424 1,425 1,425 1,424	74260				
1,125 K61879 1,124 K3793 1,125 K61873 1,125 K61873 1,125 K61873 1,125 K61873 1,125 K61873 1,126 K9083 1,126 K9084 1,126 K9084 1,126 K9086 1,126 K9086 1,126 K9086 1,126 K9086 1,126 K9086 1,127 K9086 1,127 K9086 1,128 K9086 1,128 K9086 1,128 K9086 1,128 K9086 1,128 K9086 1,128 K9086 1,129 K9789 1,120 K9789 1,20 K9789	74290				
11,255 K61P3A 47280 11,255 K61P3A 47250 11,255 K61P3A 47250 11,255 K61P3A 47250 11,257 K61P3A 1340 1340 1340 1340 1340 1340 1340 1340					
11,256 K61P3A 47250 11,255 K61P3A 47250 10,033 K77					
0.003.K77 11440 31840 49030 53550 54780 66030 0.0033.K77 86440 86640 87560 87790 71010 0.103.K77 86440 86640 87560 87790 73010 0.104.K90P3 52300 86640 87560 87790 73010 0.104.K90P4 52370 49620 87790 74920 0.104.K90P3 49720 49620 47890 74920 0.104.K90P3 50870 49620 47890 74920 0.104.K90P3 50870 49620 47890 74920 0.104.K90P3 50870 47890 7790 7790 7790 7790 7790 7790 7790					. !
0.0133 K77 69330 70150 71000 72850 73010 0.0133 K77 86440 86640 87330 87560 87790 1.10 K90P4 52370 1.11 K90P6 52950 0.145 K95P1 49570 49620 49720 0.145 K95P3 49310 49620 47430 0.145 K95P3 49720 0.147 K97P3 50460 0.146 K95P5 49720 0.147 K97P3 50460 0.151 K97P5 49720 0.151 K97P5 49720 0.151 K97P5 49720 0.152 K0102 0.152 K0102 0.155 K0103 0.155 K0104 0.155 K0106 0.156 K0109 0.160 K0109 0.160 K0109 0.160 K0109	49030		66860	67690	68510
10 (0.0.3) K77	71000		74590	74780	85680
1,1167 K90P3 52300 1,170 K90P4 52310 1,170 K90P6 52397 1,171 K90P6 52395 1,117 K90P6 52950 1,117 K90P6 52950 1,117 K90P6 52950 1,117 K90P6 52950 1,110 K97P3 49310 49620 1,14 K95P3 49310 49620 1,14 K95P3 50360 1,15 K97P3 50360 1,15 K97P3 50360 1,15 K97P3 50370 1,10 K97P4 50360 1,15 K010 K97P5 50370 1,10 K97P4 50360 1,15 K010 C	87330 87	87790			
11,24 K90P4A 52370 11,17 K90P6 52950 11,17 K90P5 52950 10,142 K95P1 49520 10,144 K95P2 49570 49620 10,145 K95P3 49720 10,145 K95P5 49720 10,145 K95P5 49720 10,145 K97P5A 50870 10,110 K97		-			
11,170 K90P5 52790 11,171 K90P6 52950 10,143 K95P1 49570 10,144 K95P3 49570 10,145 K95P4 49670 10,145 K95P5 49720 10,145 K95P5 49720 10,145 K95P5 49720 10,150 K97P5 5080 1,110 K97P5 5080 1,110 K97P5 5080 1,110 K97P5 5080 1,110 K97P5 5080 1,110 K97P5 6080 1,110 K97P5 7995 1,110 K97P5 1,110 K97P5 7995 1,110 K97P5 1,10 K97P5 1,10 K					
14.171 K90P6 52950 14.171 K90P6 52950 10.142 K95P1 49520 16.142 K95P2 49310 49620 16.145 K95P4 49670 10.145 K95P4 49670 10.147 K97P3 50460 11.10 K97P4A 50360 10.151 K97P5 50770 10.151 K0101 10.152 K0102 10.153 K0103 10.154 K0104 10.155 K0105 10.155 K0105 10.155 K0105 10.156 K0109 10.156 K0109 10.156 K0109 10.156 K0109 10.156 K0109 10.156 K0109 10.156 K0109 10.156 K0109 10.156 K0109 10.156 K0109 10.156 K0109					
0,142 K95P1 49520 10,143 K95P2 49570 49620 10,145 K95P3 49870 49620 10,145 K95P3 49870 10,146 K95P5 49720 10,146 K95P5 49720 10,151 K97P5A 50870 10,151 K97P5A 50870 10,151 K97P5A 50870 10,152 K0100 10,152 K0100 10,152 K0100 10,154 K0104 10,154 K0104 10,156 K0106 10,166 K0108 10,160 K0108 10,160 K0108 10,160 K0108 10,160 K0108 10,160 K0108 10,160 K0108					
0.144 K95P2 49570 0.144 K95P3 49310 49620 0.145 K95P4 49720 0.145 K95P4 49720 0.145 K97P4A 50460 0.151 K97P5A 50870 0.151 K97P5A 50870 0.152 K0101 0.152 K0102 0.154 K0104 0.155 K0104 0.156 K0106 0.156 K0106 0.156 K0108 0.156 K0108 0.156 K0108 0.156 K0108 0.156 K0108 0.156 K0108 0.156 K0108 0.156 K0108					
0.144 K95P3 49310 49620 0.145 K95P4 49670 0.147 K97P3 50460 0.1510 K97P5A 50360 0.150 K97P5A 5070 0.150 K97P5A 5070 0.150 K97P5A 5070 0.150 K97P5A 5070 0.150 K0100 0.151 K0101 0.152 K0102 0.154 K0104 0.155 K0105 0.156 K0106 0.156 K0106 0.156 K0106 0.156 K0106 0.156 K0107					
00.145 K95P4 49670 00.146 K95P5 49720 00.146 K97P4A 50360 00.151 K97P5A 50870 00.151 K97P5A 50870 00.151 K97P5A 50870 00.151 K97P5 50770 00.152 K97P5 46620 00.152 K0100 00.152 K0100 00.153 K0103 00.154 K0104 00.155 K0105 00.155 K0105 00.156 K0106 00.156 K0109 00.161 K0109	49620				
0.156 K95P5 49720 0.151 K97P3 50460 0.151 K97P5A 50870 0.151 K97P5A 50870 0.151 K97P5A 50870 0.151 K97P5A 50870 0.0133 K4 4740 0.0154 KD101 0.152 KD101 0.152 KD103 0.154 KD104 0.155 KD105 0.155 KD105 0.156 KD106 0.156 KD106 0.156 KD106 0.156 KD108 0.150 KD108 0.150 KD108					
1-110 K97P4A 50460 1-110 K97P4A 50870 1-110 K97P4A 50870 1-110 K97P5 50770 1-110 K97P					
1,110 K97P4A 50360 0,151 K97P5A 50870 0,151 K97P5A 50870 0,151 K97P5A 50870 0,153 KB 47440 0,153 KB 47450 0,153 KB 103 0,154 KB 103 0,155 KB 103 0,155 KB 103 0,155 KB 103 0,156 KB 103 0,156 KB 103 0,156 KB 103 0,156 KB 103 0,156 KB 103 0,156 KB 103 0,156 KB 103 0,156 KB 103 0,156 KB 103 0,156 KB 103 0,156 KB 103					
0.151 K97P5A 50870 0.102 KA 46620 47430 0.012 KA 47460 0.013 KB 47460 0.150 KD100 0.152 KD100 0.152 KD103 0.154 KD104 0.155 KD105 0.155 KD105 0.156 KD106 0.156 KD108 0.166 KD109 0.166 KD109 0.166 KD109 0.166 KD109 0.166 KD109					
10,000 KW 46620 47430 47430 47430 47430 47440 47450 47					÷.
0,054 KG 47400 47400 0,054 KC 47450 47450 0,054 KC 47450 0,054 KC 47450 0,054 KC 47450 0,055 KC 47450 0,055 KC 10010 0,055 KC 10010 0,055 KC 1002 0,055 KC 1003 0,055 KC 1					
0,150 KD100 0,150 KD100 0,151 KD101 0,153 KD103 0,153 KD103 0,154 KD105 0,156 KD105 0,166 KD109 0,161 KD109	4 (4 30	-			
0,150 KD100 0,151 KD101 0,152 KD103 0,154 KD103 0,155 KD105 0,155 KD105 0,165 KD106 0,160 KD109 0,161 KD109					
3.0.151 KN101 3.0.152 K0102 3.0.153 KN103 3.0.156 KN104 3.0.156 KN105 3.0.160 KN107 3.0.160 KN109 3.0.161 KN109			-		
3.0.152 K0102 3.0.154 K0104 3.0.155 K0105 3.0.156 K0105 3.0.160 K0108 3.0.160 K0109 3.0.161 K0109					:
3-0-153 K0103 3-0-154 K0104 3-0-156 K0105 3-0-157 K0107 3-0-161 K0108 3-0-161 K0109 3-0-161 K0109					٠,
3.0,154 KD104 3.0,155 KD105 3.0,156 KD106 3.0,160 KD107 3.0,161 KD109 3.0,016 KD10			•		
3,0,155 KD105 3,0,156 KD106 3,0,160 KD108 3,0,160 KD108 3,0,161 KD109 3,0,016 KD10					:
3.0.156 KD106 3.0.157 KD107 3.0.160 KD108 3.0.161 KD109 3.0.016 KD10					
3,0,157 K0107 3,0,160 K0108 3,0,161 K0109 3,0,016 K010					
3,0,160 KD108 3,0,161 KD109 3,0,016 KD10					
3,0,161 KD109 3,0,016 KD10					
3101016					
			•		
-					

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 16)

R POINTS OF REFERENCE		
AND THE Í		
SYMBOLS	165 K0114 166 K0114 170 K0115 171 K0117 173 K0119 173 K01117 174 K0121 175 K0121 176 K0122 176 K0122 177 K0121 177 K0121 177 K0123 177 K0121 177 K0123 177 K0121 177 K0123 177 K0121 177 K0122 177 K0131 177 K	
LEFT HAND		

CF REFERENCE		O 2 5 7 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1	
THEIR POINTS		C08000E	
ANO			en de la companya de la companya de la companya de la companya de la companya de la companya de la companya de
SYMBOLS	KD165 KD165 KD166 KD166 KD169 KD169 KD170 KD171 KD171 KD171	K020 K020 K021 K021 K028 K028 K028 K028 K038 K038 K038 K038 K038 K038 K038 K03	55555555555555555555555555555555555555
LEFT HAND SY	00.250 00.252 00.2532 00.2532 00.2532 00.2532 00.2532	0,000 0 0,000 0,000 0,000 0,000 0,000 0,000 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 18)

CEFT HAND SI	VMHOLS	AND	THEER	POLNTS	5
_:	₹0\$				
	KD5				
•	X 08				
_	X.) 6				
•	¥06				
<u>.</u>	¥0				
٠.	Š				
• •	X C	٠			
: .:	200	٠			
:	X 5				
1,13,0,111	.690×	•			
٠.	Š				
•	¥0.				
: :	2 2				
•	¥0				
•	K07	•			
÷	Ç.				
٠.	ě,				
• -	2 6				
• -	2 3				
: :	200				
• -	Š				
•	KUN				
•	KU8				
•	K08				27
•	KO8				
.:	K 08				
.	₩.				
<u>.</u>	Š.				
÷ .	803				
•	¥ 5				
•	2 2				
: .:	¥ O				
	60				
÷	¥.04				
<u>٠</u> ,	X 5				
٠.	2 6				
•	Š				
: -:	¥0				
:	K 09				
.:	¥				
•	ş		24	091	
• -	KEMIO	_			
• •	KFFF				
• •	KFF				
• •	KENIO				
•	_				
•	KEMIC	_			
•	KEHIC	_			
1,12,0,153	KENIO	_			

THE																																																					
AND	6	_	0	-	~!		*	51	91	-1	3 0	61	_	ပ္	17	~ ≈	33	*	<u>.</u>	0 !	- 9	E	ζ,		2 =	: 2	3.5	4.	32	36	37	38	96	- ·	٠ •	= :	7 7	, 4	2	9		89	·	• :	<u>.</u>	1 :	7.			9	157	86	69
YMBOLS	¥	¥	¥	Ē	Ā	Ā	¥	¥	¥	¥	¥	Ä	Ř	T.	X.	Ä.	X	A.	A :	¥ :	¥ .	¥ :	7 7	7 7	4	K	. X	KE	A.	KE	¥.	Ä	X :	¥.	7 7	4 3	U U	K	Ä	X	Ä.	¥	X .		Y 1	£ 3	, y	 U-U ()	E . E	X Y	Ä	KE	Ā. Ā
EFF HAND S	0.1	0.0	•	0	-	0.1	9.1	0,1	.0	9.1	.0	.0	0	9.	1.0		•	0.1	- -				000	200	2 0	2	0	0.5	0,2	0,5	200	0.5	200	0,0	0,0	2,0	2.0	2	0.0	0,2	0,2	0.5	200	5,0	200	200	200	֓֞֜֞֜֜֜֞֜֓֓֓֓֓֓֜֜֜֜֓֓֓֓֓֓֓֓֜֜֜֓֓֓֓֓֓֜֜֜֓֓֓֓֡֓֜֡֓֜	2 0	7.0	1.12.0.234	0.9	0,2
_																																																					

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 20)

																	80390																																		
. :																	90130																																		
ī	2	2 A	7 1 1 1		EM C	EM16	F F 16	5 M 16	2 : 2 :		יים היים		֓֡֜֜֝֜֜֜֜֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓		4	3		N.	Ě	ĖM2	٠ ا	Ž.	E 14	. :	Ì	E 3	7 1	2	Ξ	Ŧ	F.M.	E H 3	. H	 E .	FE	EM3	E M3	T I		E	E M 4	EM4	¥.	٠ ا تا	7 :	S A	# J	E E	KEH52	KEM53	
-	• ~	0.24	70.0	0.24	,0,24	, C, 24	.0.24	,0,24	24	?	100		ָרָי ביי	, C	2	ò	00.00	,0,02	>0·0·	* n • 0 5	C, 02	70.0°	0,03	0,03	50.0			0.0	0.0	.0.03	.0.0	•0•0•	* :		0.0	.0.04	00.00	\$0.0°		0.05	0.05	,0,0,	• 05	0.05	٠ د	30	2	2 6	•	•	
	16 KF M1	I 6 KEMIS	.0.016 KEMIS .0.237 KEMIG	+0+016 KEMIS +0+237 KEMIS +0+240 KEMIS	0.016 KEMIS 0.237 KEMIS 0.240 KEMIS 0.241 KEMIS	0.237 KENIO 0.237 KENIO 0.240 KENIO 0.241 KENIO 0.242 KENIO 0.243 KENIO	0.016 KEMIO 0.237 KEMIO 0.240 KEMIO 0.241 KEMIO 0.243 KEMIO 0.244 KEMIO	0.237 KEMIO 0.237 KEMIO 0.240 KEMIO 0.241 KEMIO 0.243 KEMIO 0.244 KEMIO 0.245 KEMIO	016 KEMIO 237 KEMIO 240 KEMIO 242 KEMIO 243 KEMIO 245 KEMIO 246 KEMIO	0.237 KEMIO 0.237 KEMIO 0.240 KEMIO 0.242 KEMIO 0.243 KEMIO 0.244 KEMIO 0.246 KEMIO 0.246 KEMIO	00.016 KLM 1.0.0237 KEM 10.0.247 KEM 10.0.243 KEM 10.0.245 KEM 10.0.245 KEM 10.0.247 KEM 10.0.24	00.016 KEMIS 00.237 KEMIS 00.241 KEMIS 00.242 KEMIS 00.243 KEMIS 00.245 KEMIS 00.245 KEMIS 00.245 KEMIS 00.246 KEMIS 00.247 KEMIS 00.247 KEMIS	00.016 KEMIS 00.237 KEMIS 00.240 KEMIS 00.242 KEMIS 00.243 KEMIS 00.245 KEMIS 00.246 KEMIS 00.247 KEMIS 00.247 KEMIS 00.247 KEMIS 00.247 KEMIS	0.237 KERIO 0.237 KERIO 0.242 KERIO 0.242 KERIO 0.243 KERIO 0.244 KERIO 0.244 KERIO 0.247 KERIO 0.247 KERIO 0.251 KERIO	00.015 KER 00.02 KER 00.02 KER 00.02 KER 00.02 KER 00.02 KER 00.02 KER 00.02 KER 00.02 KER 00.03 KER 00.03 KER 00.03 KER 00.03 KER 00.03 KER 00.03 KER 00.03 KER 00.03 KER	00.015 KERIC 00.237 KERIC 00.241 KERIC 00.242 KERIC 00.243 KERIC 00.245 KERIC 00.245 KERIC 00.251 KERIC 00.251 KERIC 00.251 KERIC 00.251 KERIC 00.251 KERIC 00.253 KERIC	00.015 KERIO 00.237 KERIO 00.241 KERIO 00.242 KERIO 00.243 KERIO 00.243 KERIO 00.247 KERIO 00.247 KERIO 00.251 KERIO 00.251 KERIO 00.253 KERIO 00.253 KERIO 00.253 KERIO	06.016 KLM15 06.237 KER160 06.240 KER161 06.241 KER165 06.242 KER163 06.243 KER164 06.245 KER164 06.247 KER166 06.251 KER166 06.251 KER171 06.251 KER171 06.253 KER171 06.254 KER171 06.2554 KER171 06.2554 KER171 06.2554 KER171 06.2557	06.016 KLM15 06.237 KEM160 06.240 KEM161 06.241 KEM165 06.243 KEM164 06.244 KEM164 06.244 KEM166 06.244 KEM166 06.245 KEM166 06.257 KEM167 06.257 KEM172 06.057 KEM172 06.057 KEM172 06.057 KEM173 06.057 KEM174 06.057 KEM174 06.057 KEM174 06.057 KEM176 06.057 KEM176 06.057 KEM176 06.057 KEM176 06.057 KEM176 06.057 KEM176 06.057 KEM176 06.057 KEM176 06.057 KEM176	0.016 KLM15 0.240 KEM160 0.240 KEM161 0.242 KEM165 0.243 KEM164 0.244 KEM164 0.244 KEM164 0.245 KEM164 0.250 KEM16 0.251 KEM17 0.252 KEM17 0.253 KEM17 0.052 KEM17 0.052 KEM19 0.000 KEM19 0.002 KEM19 0.002 KEM19 0.002 KEM19	0.016 KLM15 0.237 KER100 0.240 KEM161 0.241 KEM165 0.243 KEM164 0.243 KEM164 0.245 KEM164 0.245 KEM166 0.245 KEM166 0.245 KEM169 0.024 KEM169 0.025 KEM170 0.025 KEM170 0.025 KEM170 0.025 KEM170 0.025 KEM19 0.025 KEM19 0.026 KEM19 0.027 KEM19 0.027 KEM19 0.027 KEM19 0.027 KEM19 0.027 KEM19	0.016 KLM15 0.237 KEW160 0.241 KEW161 0.242 KEW163 0.243 KEW165 0.244 KEW165 0.245 KEW165 0.245 KEW165 0.246 KEW165 0.247 KEW165 0.256 KEW169 0.017 KEW16 0.025 KEW17 0.020 KEW17 0.020 KEW17 0.020 KEW17 0.020 KEW17 0.020 KEW17 0.020 KEW17 0.020 KEW17 0.020 KEW17 0.020 KEW17 0.020 KEW17	06.016 KLM15 06.237 KEM160 06.240 KEM161 06.241 KEM165 06.243 KEM164 06.244 KEM165 06.244 KEM164 06.244 KEM164 06.244 KEM164 06.245 KEM168 06.255 KEM169 06.025 KEM17 06.026 KEM17 06.027 KEM19 06.026 KEM17 06.027 KEM19	0.016 KLM15 0.237 KER160 0.240 KEM165 0.243 KEM165 0.243 KEM165 0.243 KEM164 0.245 KEM164 0.245 KEM166 0.245 KEM166 0.257 KEM167 0.257 KEM17 0.057 KEM17 0.057 KEM17 0.057 KEM17 0.057 KEM17 0.057 KEM17 0.057 KEM17 0.057 KEM17 0.057 KEM17 0.057 KEM17 0.057 KEM17 0.057 KEM17 0.057 KEM17 0.057 KEM17 0.057 KEM17 0.057 KEM17 0.057 KEM17 0.057 KEM17 0.057 KEM17	0.016 KLM13 0.237 KER160 0.240 KEM161 0.242 KEM163 0.243 KEM163 0.243 KEM164 0.245 KEM164 0.245 KEM166 0.255 KEM166 0.255 KEM170 0.027 KEM170 0.027 KEM19 0.028 KEM170 0.028 KEM170 0.028 KEM170 0.028 KEM170 0.028 KEM170 0.028 KEM170 0.029 KEM170 0.028 KEM170 0.028 KEM170 0.028 KEM170 0.028 KEM170 0.028 KEM170 0.028 KEM170 0.028 KEM170 0.028 KEM170 0.029 KEM170 0.029 KEM170 0.029 KEM170 0.029 KEM170 0.020 KEM170 0.02	0.016 KLM15 0.237 KEW160 0.240 KEW161 0.242 KEW165 0.242 KEW165 0.243 KEW165 0.244 KEW165 0.245 KEW165 0.245 KEW165 0.245 KEW165 0.255 KEW165 0.255 KEW169 0.017 KEW16 0.025 KEW17 0.021 KEW17 0.023 KEW17 0.023 KEW29 0.031 KEW29 0.031 KEW29 0.031 KEW29	0.016 KLM13 0.231 KER160 0.240 KEM163 0.242 KEM163 0.243 KEM164 0.244 KEM164 0.244 KEM164 0.244 KEM164 0.252 KEM166 0.251 KEM166 0.253 KEM172 0.055 KEM172 0.055 KEM174 0.055 KEM174 0.055 KEM174 0.057 KEM174 0.057 KEM174 0.057 KEM174 0.053 KEM174 0.057 KEM174 0.057 KEM174 0.057 KEM174 0.057 KEM174 0.057 KEM174 0.057 KEM174 0.057 KEM174 0.057 KEM174 0.057 KEM174 0.057 KEM174 0.057 KEM174 0.057 KEM174 0.057 KEM174 0.057 KEM174 0.057 KEM174 0.057 KEM174 0.057 KEM174 0.057 KEM174	0.016 KLM13 0.237 KER160 0.240 KEM165 0.243 KEM165 0.243 KEM165 0.243 KEM165 0.243 KEM165 0.245 KEM166 0.245 KEM166 0.245 KEM166 0.251 KEM17 0.052 KEM17 0.052 KEM17 0.052 KEM17 0.052 KEM17 0.052 KEM17 0.053 KEM17 0.053 KEM17 0.053 KEM17 0.053 KEM17 0.053 KEM17 0.053 KEM17 0.053 KEM17 0.053 KEM17 0.053 KEM17 0.053 KEM17 0.053 KEM17 0.053 KEM17 0.053 KEM17 0.053 KEM17 0.053 KEM17 0.053 KEM17 0.053 KEM17 0.053 KEM27 0.053 KEM27 0.053 KEM27 0.053 KEM27 0.053 KEM27 0.053 KEM27	0.016 KLM13 0.237 KER160 0.240 KEM163 0.243 KEM163 0.243 KEM164 0.243 KEM164 0.245 KEM164 0.245 KEM166 0.255 KEM166 0.255 KEM170 0.027 KEM170 0.027 KEM19 0.028 KEM170 0.028 KEM170 0.028 KEM19 0.029 KEM19 0.029 KEM19 0.039 KEM24 0.031 KEM24 0.031 KEM24 0.031 KEM24 0.031 KEM24 0.031 KEM24 0.031 KEM24 0.031 KEM24	0.016 KLM15 0.237 KEM160 0.246 KEM161 0.247 KEM163 0.247 KEM163 0.247 KEM166 0.247 KEM166 0.247 KEM169 0.017 KEM169 0.017 KEM169 0.017 KEM169 0.025 KEM17 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.037 KEM29 0.037 KEM29 0.037 KEM29 0.037 KEM29 0.037 KEM29 0.031 KEM29 0.031 KEM29 0.031 KEM29 0.031 KEM29 0.031 KEM29 0.031 KEM29 0.031 KEM29 0.031 KEM29 0.031 KEM29 0.031 KEM29 0.031 KEM29 0.031 KEM29 0.031 KEM29 0.031 KEM29 0.031 KEM29 0.033 KEM29 0.031 KEM29	0.016 KLM15 0.237 KEW160 0.240 KEW161 0.241 KEW165 0.242 KEM163 0.243 KEM164 0.245 KEW166 0.245 KEW166 0.245 KEW169 0.017 KEW169 0.017 KEW169 0.022 KEW17 0.022 KEW17 0.023 KEW17 0.023 KEW17 0.023 KEW17 0.024 KEW17 0.024 KEW17 0.025 KEW19 0.025 KEW19 0.025 KEW19 0.025 KEW19 0.025 KEW19 0.027 KEW19 0.027 KEW19 0.028 KEW19 0.029 KEW29 0.039 KEW29 0.031 KEW29 0.031 KEW29 0.031 KEW29 0.031 KEW29 0.031 KEW29 0.031 KEW29 0.033 KEW29 0.033 KEW29 0.034 KEW29 0.034 KEW29 0.037 KEW19	0.016 KLM15 0.237 KER160 0.240 KEM161 0.241 KEM165 0.244 KEM165 0.244 KEM164 0.244 KEM164 0.244 KEM164 0.245 KEM164 0.257 KEM16 0.257 KEM17 0.055 KEM17 0.055 KEM17 0.057 KEM17	0.016 KLM15 0.237 KEM160 0.244 KEM161 0.243 KEM164 0.243 KEM164 0.243 KEM164 0.245 KEM164 0.245 KEM164 0.245 KEM164 0.245 KEM164 0.245 KEM166 0.245 KEM166 0.245 KEM167 0.251 KEM17 0.252 KEM17 0.253 KEM17 0.052 KEM1 0.053 KEM17 0.053 KEM2 0.053 KEM2 0.054 KEM2 0.053 KEM17 0.055 KEM17 0.055 KEM17 0.055 KEM17 0.055 KEM17 0.057 KEM16 0.053 KEM17 0.053 KEM16 0.053 KEM17 0.053 KEM17 0.053 KEM17 0.053 KEM15 0.054 KEM15	0.016 KLM15 0.237 KER160 0.240 KEM161 0.240 KEM165 0.243 KEM165 0.243 KEM165 0.243 KEM165 0.245 KEM166 0.245 KEM166 0.245 KEM169 0.255 KEM169 0.021 KEM17 0.255 KEM17 0.025 KEM17 0.025 KEM17 0.025 KEM17 0.025 KEM18 0.025 KEM18 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.037 KEM19 0.035 KEM19	0.016 KLM15 0.237 KER160 0.240 KEM161 0.243 KEM165 0.243 KEM165 0.243 KEM165 0.243 KEM165 0.243 KEM166 0.255 KEM166 0.255 KEM169 0.017 KEM16 0.025 KEM17 0.025 KEM17 0.025 KEM17 0.025 KEM19 0.025 KEM17 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.026 KEM19 0.026 KEM19 0.026 KEM19 0.037 KEM29 0.037 KEM29 0.037 KEM19 0.038 KEM29 0.037 KEM19 0.038 KEM29 0.038 KEM29 0.038 KEM29 0.038 KEM29 0.038 KEM29 0.038 KEM29 0.038 KEM39 0.038 KEM39 0.038 KEM39	0.016 KLM15 0.237 KEM160 0.240 KEM161 0.241 KEM161 0.243 KEM163 0.243 KEM163 0.243 KEM164 0.243 KEM164 0.243 KEM164 0.245 KEM164 0.245 KEM166 0.245 KEM166 0.245 KEM167 0.251 KEM17 0.253 KEM17 0.021 KEM18 0.025 KEM18 0.025 KEM18 0.025 KEM18 0.025 KEM18 0.025 KEM18 0.025 KEM18 0.025 KEM18 0.025 KEM18 0.025 KEM18 0.025 KEM18 0.027 KEM18 0.027 KEM18 0.027 KEM18 0.027 KEM18 0.027 KEM19 0.027 KEM18 0.027 KEM18 0.027 KEM18 0.037 KEM16 0.037 KEM16 0.037 KEM16 0.037 KEM16 0.037 KEM16 0.037 KEM16 0.037 KEM18	0.016 KLM13 0.237 KER160 0.246 KEM161 0.246 KEM165 0.243 KEM165 0.243 KEM164 0.246 KEM164 0.246 KEM164 0.246 KEM164 0.257 KEM16 0.251 KEM17 0.251 KEM17 0.252 KEM17 0.253 KEM17 0.025 KEM17 0.025 KEM17 0.025 KEM17 0.025 KEM17 0.025 KEM17 0.025 KEM17 0.027 KEM17 0.027 KEM17 0.027 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM18 0.048 KEM1	0.016 KLM15 0.237 KEM160 0.246 KEM161 0.246 KEM164 0.243 KEM164 0.243 KEM164 0.243 KEM164 0.245 KEM164 0.245 KEM164 0.245 KEM164 0.245 KEM164 0.245 KEM164 0.245 KEM164 0.245 KEM17 0.257 KEM17 0.052 KEM17 0.052 KEM17 0.052 KEM17 0.052 KEM17 0.054 KEM17 0.054 KEM17 0.054 KEM17 0.054 KEM18 0.054 KEM19 0.054 KEM19 0.054 KEM19 0.054 KEM19 0.054 KEM19 0.054 KEM19 0.054 KEM19 0.055 KEM19 0.055 KEM19 0.055 KEM19 0.056 KEM19 0.056 KEM19 0.057	0.016 KLM15 0.0237 KER160 0.0240 KEM161 0.0240 KEM165 0.0243 KEM165 0.0245 KEM165 0.0245 KEM165 0.025 KEM165 0.025 KEM172 0.020 KEM172 0.020 KEM173 0.027 KEM174 0.027 KEM174 0.027 KEM174 0.027 KEM174 0.027 KEM174 0.027 KEM174 0.027 KEM174 0.027 KEM174 0.027 KEM174 0.027 KEM174 0.027 KEM174 0.027 KEM174 0.027 KEM174 0.027 KEM174 0.027 KEM174 0.027 KEM174 0.027 KEM174 0.027 KEM174 0.027 KEM174 0.038 KEM174 0.038 KEM174	0.016 KLM15 0.237 KER160 0.240 KEM161 0.241 KEM165 0.243 KEM165 0.243 KEM164 0.243 KEM164 0.245 KEM164 0.245 KEM166 0.245 KEM166 0.245 KEM166 0.245 KEM166 0.245 KEM167 0.251 KEM17 0.251 KEM17 0.251 KEM17 0.253 KEM17 0.052 KEM18 0.052 KEM18 0.053 KEM17 0.053 KEM18 0.053 KEM17 0.053 KEM18 0.054 KEM18 0.054 KEM18 0.054 KEM18 0.054 KEM18 0.056 KEM18 0.056 KEM18 0.056 KEM18 0.057 KEM18	0.016 KLM15 0.237 KER160 0.240 KEM161 0.240 KEM165 0.243 KEM165 0.243 KEM165 0.243 KEM165 0.243 KEM166 0.255 KEM166 0.255 KEM16 0.255 KEM17 0.251 KEM17 0.253 KEM17 0.253 KEM17 0.253 KEM17 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.025 KEM19 0.026 KEM19 0.037 KEM19 0.037 KEM19 0.038 KEM29 0.038 KEM29 0.038 KEM29 0.038 KEM19	0.016 KLM15 0.237 KEM160 0.240 KEM161 0.240 KEM161 0.240 KEM163 0.243 KEM160 0.243 KEM160 0.243 KEM160 0.245 KEM160 0.245 KEM160 0.245 KEM160 0.245 KEM160 0.245 KEM160 0.245 KEM160 0.245 KEM17 0.021 KEM180 0.025 KEM180 0.025 KEM180 0.025 KEM180 0.025 KEM190 0.037 KEM190 0.037 KEM27 0.037 KEM27 0.038 KEM27 0.038 KEM27 0.038 KEM27 0.038 KEM27 0.038 KEM27 0.039 KEM36 0.038 KEM36 0.039 KEM36 0.030 KEM36 0.030 KEM36 0.030 KEM36 0.030 KEM36 0.030 KEM36 0.030 KEM36 0.030 KEM36 0.031 KEM36 0.031 KEM36 0.032 KEM36 0.033 KEM36 0.034 KEM36 0.035 KEM36 0.035 KEM36 0.035 KEM36 0.036 KEM36 0.037 KEM36 0.037 KEM36 0.038 KEM36 0.038 KEM36 0.038 KEM36 0.038 KEM36 0.038 KEM36 0.038 KEM36 0.038 KEM36 0.038 KEM36 0.038 KEM36	0.016 KLM13 0.237 KER160 0.240 KEM165 0.244 KEM165 0.243 KEM165 0.243 KEM164 0.244 KEM165 0.245 KEM165 0.245 KEM166 0.246 KEM16 0.025 KEM16 0.025 KEM17 0.025 KEM17 0.027 KEM17 0.027 KEM17 0.027 KEM17 0.038 KEM27 0.038 KEM27 0.038 KEM27 0.038 KEM27 0.038 KEM17 0.044 KEM37 0.045 KEM38 0.045 KEM38 0.046 KEM38 0.046 KEM38 0.046 KEM38 0.046 KEM38 0.047 KEM41 0.050 KEM41 0.050 KEM41 0.050 KEM41 0.050 KEM41	0.016 KLM15 0.237 KER160 0.240 KEM161 0.241 KEM165 0.243 KEM165 0.243 KEM165 0.243 KEM165 0.245 KEM165 0.245 KEM166 0.245 KEM166 0.245 KEM166 0.257 KEM166 0.257 KEM172 0.057 KEM172 0.052 KEM172 0.052 KEM173 0.052 KEM174 0.052 KEM174 0.052 KEM174 0.053 KEM174 0.053 KEM174 0.053 KEM174 0.054 KEM18 0.055 KEM18 0.055 KEM18 0.055 KEM18 0.055 KEM18 0.055 KEM18 0.055 KEM18 0.055 KEM18 0.055 KEM18 0.055 KEM18 0.055 KEM18 0.055 KEM18 0.055 KEM18 0.055 KEM18 0.055 KEM18	0.016 KLM15 0.237 KER160 0.240 KEM161 0.241 KEM165 0.243 KEM165 0.243 KEM164 0.243 KEM164 0.243 KEM166 0.245 KEM166 0.245 KEM166 0.245 KEM166 0.245 KEM166 0.245 KEM166 0.245 KEM166 0.245 KEM17 0.251 KEM17 0.252 KEM17 0.025 KEM19 0.037 KEM16 0.037 KEM16 0.038 KEM27 0.038 KEM27 0.038 KEM27 0.038 KEM27 0.039 KEM15 0.039 KEM16 0.031 KEM27 0.031 KEM27 0.034 KEM16 0.034 KEM16 0.035 KEM16 0.044 KEM18 0.045 KEM18	0.016 KLM15 0.0237 KER160 0.0246 KEM161 0.0246 KEM165 0.0246 KEM165 0.0246 KEM165 0.025 KEM166 0.025 KEM166 0.025 KEM166 0.025 KEM166 0.025 KEM172 0.027 KEM19 0.027 KEM19 0.027 KEM19 0.028 KEM172 0.028 KEM172 0.028 KEM174 0.028 KEM174 0.028 KEM176 0.029 KEM176 0.029 KEM176 0.029 KEM176 0.029 KEM176 0.020 KEM18 0.030 KEM18 0.030 KEM18 0.030 KEM18 0.031 KEM29 0.031 KEM19 0.034 KEM29 0.036 KEM19 0.037 KEM19 0.036 KEM19 0.037 KEM19 0.038 KEM29 0.038 KEM29 0.038 KEM29 0.038 KEM19 0.038	0.016 KLM13 0.0237 KER160 0.0240 KEM161 0.0243 KEM165 0.0243 KEM165 0.0243 KEM165 0.025 KEM165 0.025 KEM17 0.025 KEM17 0.025 KEM17 0.027 KEM17 0.027 KEM17 0.027 KEM17 0.037 KEM17	0.016 KLM15 0.0237 KER160 0.0240 KEM165 0.0243 KEM165 0.0243 KEM165 0.0245 KEM165 0.025 KEM165 0.025 KEM165 0.025 KEM172 0.026 KEM172 0.027 KEM172 0.027 KEM172 0.027 KEM172 0.027 KEM172 0.027 KEM172 0.027 KEM172 0.027 KEM173 0	0.016 KLM15 0.237 KER160 0.240 KEM165 0.243 KEM165 0.243 KEM165 0.243 KEM165 0.243 KEM165 0.245 KEM166 0.245 KEM166 0.245 KEM166 0.245 KEM166 0.255 KEM167 0.055 KEM17 0.055 KEM17 0.055 KEM17 0.055 KEM18 0.044 KEM18 0.045 KEM18	0.016 KLM15 0.0237 KER160 0.0240 KEM161 0.0243 KEM165 0.0243 KEM165 0.0243 KEM165 0.0255 KEM166 0.0255 KEM166 0.0255 KEM166 0.0255 KEM17 0.025 KEM17 0.025 KEM17 0.025 KEM17 0.025 KEM17 0.025 KEM18 0.026 KEM17 0.027 KEM18 0.027 KEM18 0.028 KEM17 0.028 KEM17 0.029 KEM18 0.039 KEM18 0.039 KEM18 0.039 KEM18 0.035 KEM18 0.035 KEM18 0.036 KEM18 0.036 KEM18 0.037 KEM18 0.038 KEM18 0.038 KEM18 0.038 KEM18 0.038 KEM18 0.038 KEM18 0.038 KEM18 0.039 KEM18 0.039 KEM18 0.039 KEM18 0.030 KEM18 0.030 KEM18 0.030 KEM18 0.030 KEM18 0.031 KEM18 0.031 KEM18 0.035 KEM18 0.035 KEM18 0.035 KEM18 0.036 KEM18 0.036 KEM18 0.037 KEM18 0.038 KEM18 0.038 KEM18 0.038 KEM18 0.038 KEM18 0.039 KEM18 0.030 KEM18 0	0.016 KLM13 0.237 KER160 0.246 KEM161 0.246 KEM165 0.243 KEM165 0.243 KEM165 0.243 KEM165 0.244 KEM165 0.244 KEM164 0.254 KEM165 0.254 KEM165 0.255 KEM16 0.255 KEM17 0.025 KEM17 0.025 KEM17 0.027 KEM17 0.027 KEM17 0.027 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM17 0.038 KEM18 0.048 KEM18 0.048 KEM18 0.048 KEM18 0.055 KEM46 0.055 KEM46 0.055 KEM46 0.055 KEM46 0.055 KEM46 0.055 KEM46 0.056 KEM41 0.057 KEM49 0.056 KEM41 0.057 KEM49 0.056 KEM41 0.057 KEM49 0.056 KEM41 0.057 KEM49 0.056 KEM41 0.057 KEM49 0.056 KEM41 0.056 KEM49 0.056 KEM49 0.056 KEM49 0.056 KEM49 0.056 KEM49 0.056 KEM49 0.056 KEM49 0.056 KEM49 0.056 KEM49

		÷	47470 47480 47490 49930 49940
55	00000000000000000000000000000000000000	2.0.006 KEN	0.134 KEM9
50		2.0.117 KENB	0.136 KEM9
50		2.0.117 KENB	0.136 KEM9
50		2.0.127 KENB	0.137 KEM9
50		2.0.128 KENB	0.141 KEM9
50		2.0.128 KENB	0.106 KEM9
50		2.0.127 KENB	0.106 KEM9
50		2.0.127 KENB	0.116 KEM9
50		2.0.127 KENB	0.116 KEM9
50		2.0.137 KENB	0.116 KEM9
50		2.0.137 KENB	0.116 KEM9
50		2.0.137 KENB	0.116 KEM9
50		2.0.137 KENB	0.116 KEM9
5		2.0.137 KENB	0.116 KEM9

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 22)

86990 85900 42360 85860 50190. 34580 85820 4664C 40190 34540 85780 37520 34470 80010 53220 33880 79940 43050 43320 149960 149960 149960 149960 149960 149960 149960 14990 14990 14990 14990 14990 14990 14990 14990 14990 14990 43010 42980 47500 47880 45950 44870 44940 45030 45100 45100 45100 45100 45100 45250 12330

47860,

LEFT HAND SYMPHIS AND THEIR POINTS OF REFERENCE

 Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 23)

THEIR POINTS OF		21580	21620 22700	•	25450	25980
LEFT HAND SYMBULS AND	,03,0,166 L1 ,03,0,173 L1 ,03,0,202 L1 ,03,0,210 L1 ,03,0,224 L1 ,03,0,232 L1 ,03,0,243 L1 ,03,0,243 L1 ,03,0,243 L1 ,03,0,244 L1	.03,0,302 L1 .03,0,323 L1 .03,0,340 L1 .03,1,002 L1	03,1,023,1,03,1,03,1,03,1,03,1,03,1,03,1	0311,132 L1 03311,155 L1 03311,156 L1 03311,160 L1 03311,160 L1 03311,215 L1 03312,215 L1 03312,235 L1 03312,235 L1	03.1,723.1, 03.1,725.1, 03.0,107.1, 03.0,116.1, 03.0,116.1, 03.0,125.1, 03.0,135.1,	0,04,0,064 L11P11 0,04,0,076 L11P12 0,04,0,122 L11P13 0,04,0,131 L11P15 0,04,0,141 L11P18 0,04,0,141 L11P18 0,04,0,144 L11P19 0,04,0,144 L11P2 0,04,0,172 L11P2 0,04,0,701 L11P22 0,04,0,701 L11P22 0,04,0,701 L11P22

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 24)

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 25)

	26620			11900 10800 11630	6360 7140 7880 8670 9460	15510 16130 16760 17390 18040
	265 50			11810 10720 11540	6280 7060 7800 8580 9370	15450 16060 16690 17320 17970
	. 26480			11/20	6180 6970 7720 8490 9280	15380 15990 16620 17250 17900
- •	26410			10640 12490 10000 11380	6100 6890 7640 8400 9200	13370 15310 15920 16550 17180 17830
y	26340			10550 12470 9920 11290	6020 6800 7550 8310 9100	13270 15240 15850 16480 17110
	26210	27620		10460 12450 9840 11160	5530 6720 7470 8220 9010	13130 15140 15780 17040 17640
	56200	264460		10370 12170 9750 11070	5910 6620 7390 8140 8920	13090 15120 15710 16340 16970 17620
	26130	76850		0860 1 12080 9660 10280	5810 6540 7310 8640 8640	13000 15070 15640 16270 16900 17550
	26690		30540 30570 30630 3063 30660 30660	10190 11990 9570 10890	5710 6450 7220 7960 8760 8760	12910 15910 15903 15570 16590 16830
.04.0;217 L	0,04,0,305 LIIP28 0,04,0,305 LIIP24 0,03,1,323 LIIP2 0,04,0,255 LIIP2 0,04,0,255 LIIP30 0,04,0,253 LIIP31	03.11.32.7.03.11.33.2.7.04.0.02.4.03.02.4.03.02.4.03.02.4.03.02.4.03.02.4.03.02.02.02.02.02.02.02.02.02.02.02.02.02.	006, 0, 064 11, 006 11	0,006.1.022 L14P0 0,01.0.234 L15P1H 0,01.6.234 L15P1J 0,01.0.234 L15P1J 0,01.0.234 L15P1J		356 L 356 L 356 L

LEFT HAND SYMBOLS AND THEIR POINTS OF REFERENCE

LEFF HAND SYMBOLS AND	AND THEIR PCINTS	S OF REFERENCE	щ						
	18110	18180	18250	18320	18390	18460	18530	18600	18670
	04/81	01881	08981	06481	02061	05061	19160	19230	00661
0.03-1-405-0	0.661	20170	20220	00000	0700	20170	20440	20510	20580
03-1-30-1150	70650	20120	20707	20840	20890	20960	21020	21080	21140
1,305 11501	21200	21260	21300	21380	21450	21480	21560	21800	21930
, 305	22030	22220	75400	22540	22590	22620	22790	22860	22930
11,305	23040	23100	23150	23210	23260	23440	23540	23630	23720
, 305	23810	. 23900	23990	24060					
,03,1,361	24670	24710	24780	24870	24960				
1526	30720	٠							
3	28230	28380	28530	28680	28830	28980	29130	29280	29430
960	29580	29730	29880	30030	30180	30340	30250		
700	06271	12350	12380	02471					
0.04.0.244.11572	20760								
700									
2 7	40780								
060.1.030				•					
.0	30810								
2									
٥	30840								
0,06,1,034 LIAP4									
,06,0,334	30870								
0,06,1,036 L16P6	-								
,06,0,352	30900								
13.0,310									
13,0,320 1	_								
13,0,350	31210	31240	31360	31370					
148,0,51,	_	31320							
3,0,324	31120								
000404016									
0.16 C 0.20 L 1918	0.92	00000	70707	00.30	04404				
7,91.000,1.31.0	44330	44330	00407	03464	00267	05/67			
000.0.00	0.566.5	9930	0006	000					
0.01.1.16.3 1.20014	14470								
0.06.1.060.1.2001	0000								
0.07-1-000 1-00-24	32900	33180	33470	33730					
0.07.1.002 1.2028	-								
.06,1,065	31740								
0,07,1,005 12003									
,07,1,	\sim	32350	32440	32710	33920	34460	34520		
0,07,1,013 12005	N	32670	13390	33420	33870	33400	34550	34360	
0,07,1,020 12096	32360	32380	34570	34630					
0,07,1,022 12121		33790		***					
0,07,1,036 L21P2	32160								
1,0,1,70									
0,07,1,046 L21P4.									
17,1,063									
107,1,067	32470								
,07,1,073	32510				•	-			
.07,1,077	96520								
20141.070	72680								
0,07,1,116 L2371									
00111110									

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 26)

33780 33700 421.50 33640 33500 37750 42180 LEFT HAND SYMBOLS AND THEIR POINTS OF REFERENCE 33310 34280 37540 36760 37510 36740 36600 32560 32590 34020 33210 34210 31750 36150 36250 2680 3100 0, 10, 0, 0, 0, 10, 0, 0, 10, 0, 0, 10, 0, 0, 10, 0, 0, 10, 0, 0, 10, 0,

V-7-447

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 27)

01110120 1394 2 38730 38830 42240 42240 42240 42240 1110120 1110120 138830 42240 42240 42240 42240 42240 1110120 138830 42240 42240 42240 42240 42240 42240 42240 1110120 138830 42240 42240 42240 42240 42240 42240 1110120 138830 42240 42240 42240 42240 42240 1110120 138830 42240 12882 128									
10 15 15 15 15 15 15 15	1,0,260	06796	Ot par						
1,000 1,00	2121011	38660	30030	42240	42240				
10 13 15 15 15 15 15 15 15	000	00000	00000	45540	00774				
10 10 10 10 10 10 10 10	006 00 1								
10.03.21 10.04 1	1,0,317								
1000 1504 1504 1504 1504 1504 1505 1504 1506 1504 1506 1504 1506 1504 1506 1504 1506	1,0,323								
100 13 12 12 12 12 12 12 12	1,0,326								
1,1004 1772 39240 3930 42300 42320	000.1.0								
1, 10, 14, 1777 19170 19170 42300 42320 42	1.0.334	38760							
1016 13PP 39170 39170 42320	1.1.004	39240	39330						
	410.1.0	19170	19190	42.400	02127				
1.002 1389	71011								
100 1391 1392 1							_		
1100 1392 1382 1392	160416								
11:100 (1982) 10:100 (1982) 10:100 (1982) 10:100 (1982) 10:100 (1982) 10:100 (1982) 10:100 (1982) 10:101 (1982) 10	1,1,032								
11.004 (1387) 39270 11.004 (1387) 39270 11.004 (1387) 39270 11.004 (1387) 39270 11.004 (1397) 39270 11.104 (1397) 39270 11.105 (1397) 3110 11.107 (1397) 3110 11.108 (1397) 3110 11.109 (1397) 3110 11.101 (1397) 3110 11.101 (1397) 3110 11.102 (1397) 3110 11.103 (1397) 3110 11.104 (1402) 3110 11.105 (1412) 3120 3450 3450 3450 11.107 (1412) 31700 3950 3940 3950 3940 11.107 (1412) 31700 3650 3650 3760 3770 11.107 (1412) 4227 4240 3950 4030 4030 11.107 (142) 4287 4287 4287 4287 4040 11.107 (142) 4287 4287 4287 4287 4040 <th< td=""><td>0,1,035</td><td></td><td>٠</td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	0,1,035		٠						
1,1006 138Pt 39270 1,1006 138Pt 39450 1,1006 138Pt 39450 1,101 13972 39450 1,101 13972 3110 1,101 13973 3110 1,101 13974 3110 1,101 13974 3110 1,102 13974 3110 1,102 13974 3110 1,102 13974 3110 1,103 13974 3110 1,113 14002 36470 1,113 14002 31000 1,113 14002 31000 1,113 14002 31000 1,113 14002 31000 1,113 14002 31000 1,113 14002 31000 1,113 14002 31000 1,113 14002 31000 1,113 14002 31000 1,113 14002 31000 1,113 14002 31000 1,113 14002 31000 1,113 14002 31000 1,113 14002 31000 1,113 14002 31000 1,110 14002	0,0,1,0								
1,	0,1,046	39270							
	090.1.0	39450						_	
11/10 1392 1310 1392 1310 1392 1310 1392 1310 1392 1310 1392 1310 1392 1310 1392 1310 1392 1310 1392	101-101							•	,
1992 1992									
2,11,101 13974 2,11,101 13974	10010								
11/10 13943 1310 13943 1310 13943 1310 13943 1310 13943 1310 13943 1310 13943 1310 13943 1310 13943 1310 13943 1310 13943 1310 13943	101010								
11.110 13994 11.10 13994 11.10 13994 11.10 13994 11.10 13994 11.10 13994 11.10 13994 11.10 13994 11.10 13994 11.10 13994 11.10 13994 11.10 13994 11.10 13994 11.10 13994 11.10 14992	0,1,103								
10 10 10 10 10 10 10 10	011.10								
0.11.17 (40)1 0.11.13 (40)2 0.11.13 (40)2 0.11.13 (40)2 0.11.13 (40)3 0.11.13 (40)3 0.11.13 (40)3 0.11.13 (40)3 0.11.13 (40)3 0.11.23 (42)3 0.		0111							
011.134 (4002) 01.1134 (4002) 01.1134 (4002) 01.1134 (4002) 01.1134 (4002) 01.1134 (4002) 01.1135 (4202) 01.1132 (4202) 01.123 (4221) 01.124 (4221) 01.125 (0116					•		
0.11.144 (140P2) 0.144 (140P2) 0.144 (140P2) 0.144 (140P2) 0.144 (140P2) 0.144 (140P2) 0.14	0,1,117								
0.1.154 (400) 0.1.154 (410) 0.1.154 (410) 0.1.154 (410) 0.1.154 (410) 0.1.154 (410) 0.1.154 (410) 0.1.152 (410) 0.1.152 (410) 0.1.152 (410) 0.1.152 (410) 0.1.152 (410) 0.1.152 (410) 0.1.152 (410) 0.1.152 (410) 0.1.152 (410) 0.1.152 (410) 0.1.152 (410) 0.1.152 (410) 0.1.154 (410) 0.1.155 (410) 0.	0,1,134								
0.11.154 (41P1 0.11.161 (41P2) 0.11.201 (42P1) 0.11.201 (42P2) 0.11.201 (42P3) 0.11.201 (42P3) 0.21.201 0.1.144									
0.11.101 L41P2 0.11.1	1.1.54								
011.202 (424) 36350 36470 36900 37060 37760 37240 361.202 (424) 36350 36470 36900 36980 37060 37760 37240 361.202 (424) 37240 38070 38970 40060 40110 40300 40350 40490 37240 37240 37240 3724 (422) 394900 39980 40060 40110 40300 40350 40490 37240 37240 37240 39660 37670 39090 40350 40490 37670 39090 39090 40650 37670 37670 39090 39090 37670 42870	1								
011.202 L41P3 011.202 L41P3 011.202 L42P1 011.203 L42P1 011.203 L42P2 011.203 L42P2 011.203 L42P3 39550 36470 36980 37060 37160 37240 011.203 L42P3 39900 39900 40060 40110 40300 40350 40490 011.202 L42P3 39900 39900 40060 40110 40300 40350 40490 011.202 L42P3 39900 39900 40060 37670 39090 011.242 L42P2 423P0 4250 4270 4270 43540 43540 011.242 L45P2 42470 42720 42720 43540 43540 011.052 L45P3 428P3 428P3 428P3 428P3 43900 011.052 L45P3 428P3 428P3 428P3 43540	101110								
0.11.207 L42P1 0.01.23 L42P2 0.01.23 L42P2 0.01.23 L42P2 0.01.23 L42P3 0.01.23 L42P3 0.01.23 L42P3 0.01.23 L42P3 0.01.23 L42P3 0.01.23 L42P3 0.01.23 L42P3 0.01.23 L42P3 0.01.23 L42P3 0.01.23 L42P3 0.01.23 L42P3 0.01.24 L42P4 0.01.02 L42P4 0.01.02 L42P4 0.01.02 L42P1 0.01.02 L42P3 0	0,1,202								
0-11,223 142P2 0-11,223 142P2 0-11,223 142P2 0-11,223 142P3 0-11,23 142P3 0-11,2 142P3 0-11,	0.1.207								
0.1.232 L42P3 36350 36470 36980 37060 37160 37240 37240 37242 242P3 37990 39070 38150 38260 39460 39550 39630 39630 301.232 L42P3 37990 39990 40060 40110 40300 40350 40490 301.232 L42P3 38540 36260 36260 36260 37670 39090 40350 40490 301.242 L43P1 36010 40550 36540 3660 37670 39090 40390 301.242 L43P1 36010 40550 36540 3660 37670 39090 301.242 L43P1 36870 42720 42780 43540 43540 43540 42870 42870 42780 43540 43540 43661 37670 39090 43340 42780 43390 43390 43390 43390 43390 43390 43390 43390 43390 43390 42750 42750 42750 43390 43390 43390 43390	0.1.223	•							
110, 232 L42P3 37990 38070 38150 3950 3950 3950 001, 232 L42P3 37990 38070 38070 38150 3950 3950 3950 001, 232 L42P3 38900 39980 40060 40110 40300 40350 40490 001, 232 L42P3 38900 38070 38090 40060 40110 40300 40350 39630 001, 242 L43P1 36010 40550 36540 36660 37670 39090 001, 242 L43P1 36010 40550 36540 36660 37670 39090 001, 242 L43P1 36010 40550 42780 43540 43540 42870 42870 42720 42780 43540 43540 42870 42870 42870 42870 42870 42870 43390 43390 43390 43390 43390		. 000.	02.775	26.000	00076	33040	07172	37240	27210
011,232 (422)3 37990 38070 38150 34200 37930 37030 40490 11,232 (422)3 37990 39980 40060 40110 40300 40350 40490 11,240 (422)3 39980 40060 40110 40300 40350 40490 11,252 (422)3 39980 40060 40110 40300 40350 40490 11,254 (422)3 39980 40060 3660 37670 39090 40390 11,254 (422)3 36160 36260 36260 37670 39090 40390 11,254 (422)3 42470 42720 42780 43540 43540 42870 11,052 (452)3 42870 42720 42780 43540 43540 42892 11,052 (452)3 42870 42750 43390 43340 42890 42750 42750 43390 43390 43390 43390 43390 43390 43390 42750 42750 42750 43390 42590 42750 42750 43390	2624140	36350	204 10	00696	00400	000.0	00116	0000	2010
0.1,232 L42P3 39900 39980 40060 40110 40300 40350 40490 11,0343 L42P4 36160 36560 36560 37670 39090 11,040 L43P1 36010 40550 36540 3660 37670 39090 0.1,240 L43P1 36010 40550 36540 3660 37670 39090 0.1,242 L43P1 36810 40550 3680 37670 39090 0.1,242 L43P1 36810 40550 42720 42780 43540 11,040 L45P2 42870 42720 42780 43540 11,052 L45P3 42870 42750 43390 11,052 L46P2 11,062 L46P2 11,063 L46P2 11,064 L46P2 11,0	0,1,232	37990	38070	38150	38260	39460	34250	34630	34680
1.0,343 142244 38540 36260 37670 39090 0.1,240 14224 36160 36260 36560 37670 39090 0.1,242 14224 36100 40550 36100 40550 0.1,275 14322 42310 42570 42780 43540 0.0,040 14521 42470 42720 42780 43540 11,043 14523 42620 42720 42780 43540 11,052 14523 42670 42720 42780 43540 11,052 14524 11,052 14524 11,052 14624 11,052	0,1,232	39900	39980	40060	01104	40300	40350	40490	40240
0.1,240 L42P4 36160 36260 3660 37670 39090 0.1,242 L43P1 36010 40550 36540 3660 37670 39090 0.1,242 L43P1 36010 40550 3630 3660 37670 39090 0.1,242 L43P1 36010 40550 4270 4270 42780 43540 0.1,040 L45P3 42670 42720 42780 43540 0.1,051 L45P3 42870 42720 42780 43540 0.1,052 L45P3 42870 42870 42870 43540 0.1,052 L45P3 426P1 42870 42870 42870 43390 0.1,105 L46P4 42590 42750 43390	1.0.343	38540							
0.1,275 L43P1 36010 40550 0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0	0 7 6 1 0	24140	07676	34540	16660	01776	00005		
0.0,040 14571 35010 40550 0.0,040 14571 35870 0.0,040 14571 35870 0.0,040 14571 42470 0.0,040 14571 42470 0.0,040 14571 42470 0.0,040 14571 42470 0.0,040 14571 42470 0.0,040 14571 42470 0.0,040 14571 42470 0.0,040 14571 42570	01717	00106	30200	200	0000				
11,075 L43P2 42310 0,040 L45P1A 35870 11,005 L45P2 42470 11,005 L45P3 42620 42720 42780 43540 11,005 L45P3 42870 11,005 L45P3 11,005 L45P3 11,005 L46P2 11,005 L46P2 11,007 L46P4 11,107 L46P4 11,107 L46P4 11,107 L46P5 11,107 L46P5 11,107 L46P5 11,107 L46P5 11,107 L46P5 11,107 L46P7 11,107 L46P7 11,107 L46P7 11,107 L46P6 11,110 L46P6 11,110 L46P6 11,110 L46P6 11,110 L46P7	0,1,242	36010	40550						
0.0,040 145P1A 35870 11,005 145P1 11,005 145P3 12,005 145P3 12,005 145P3 12,005 145P3 13,005 145P3 13,005 145P3 14,005 146P2 11,005 146P2 11,005 146P2 11,005 146P2 11,005 146P2 11,005 146P2 11,005 146P2 11,005 146P2 11,005 146P2 11,005 146P2 11,105 146P4 11,105 146P4 11,105 146P5 11,110 146P6 11,110 146P6 11,110 146P6 11,110 146P6 11,110 146P6 11,110 146P6 11,110 146P6 11,110 146P6	0,1,275	42310							
1.000 145P1	0.0.000	35870							
11,043 14592 42470 42780 43540 11,043 145934 42620 42720 42780 43540 11,056 14593 11,056 14595 11,057 14692 11,077 14694 11,107 14695 11,107 14696 11,110 14696 11,110 14697 11,110 14697 11,110 14697 11,110 14697 11,110 14697	1.1.000								
11,003 145934 42620 42720 42780 43540 11,005 145934 42870 42720 42780 43540 11,005 14593 42870 42870 42870 11,005 14595 11,005 14595 11,005 14595 11,005 14595 11,005 14595 11,005 14697 11,007 14695 11,007 14695 11,007 14695 11,007 14695 11,007 14695 11,007 14695 11,007 14695 11,007 14696 11,007 14697 11	900	07.76.7							
11,055 145934 42870 42720 42720 42720 11,055 145934 42870 11,055 14595 11,055 14595 11,055 14692 11,055 14692 11,057 14694 11,075 14694 11,075 14694 11,075 14695 11,107 14694 11,107 14694 11,107 14694 11,107 14697		0177	0000	004.6.7	0.36.4	,			
11,051 145P34 42870 11,052 145P4 11,052 146P1 11,057 146P2 11,077 146P2 11,077 146P4 11,077 146P4 11,107 146P7 11,110 146P6 11,110 146P7 11,110 146P7 11,110 147P1 43440 42750 43390	1919	02024	07174	00/2	07007				
1.1.026 14563 1.1.052 14564 1.1.062 14667 1.1.062 14667 1.1.062 14667 1.1.103 14667 1.1.103 14667 1.1.104 14667 1.1.110 14667 1.1.110 14667 1.1.110 14667 1.1.110 14667 1.1.110 14667 1.1.110 14667 1.1.110 14667	1, 1, 051	42870				-			
11,052 14594 11,055 14595 11,056 14691 11,076 14694 11,077 14694 11,10 14696 11,110 14697 11,110 14697 11,110 14697 11,110 14697 11,110 14771A 43440 42750 43390	1.1.026	-							
1.1.055 145P5 1.1.062 146P1 1.1.067 146P2 1.1.077 146P4 1.1.07 146P7 1.1.10 146P7 1.1.10 146P7 1.1.10 146P7 1.1.10 147P1A 43440 42750 43390	1.1.052								
11,062 146P1 11,067 146P2 11,077 146P3 11,103 146P5 11,10 146P6 11,110 146P7 11,110 146P7 11,110 147P1A 43440 42750 43390	1.1.055								
1.1,007 L46P3 1.1,077 L46P4 1.1,077 L46P4 1.1,107 L46P4 1.1,110 L46P6 1.1,1130 L46P7 1.1,1130 L46P7 43440 42750 43390	2001								
1.1.004 L46P2 1.1.074 L46P4 1.1.103 L46P4 1.1.110 L46P6 1.1.110 L46P7 1.1.126 L47P1A 43440 42750 43390	7004141								
1.1.077 L46P3 1.1.1077 L46P4 1.1.110 L46P4 1.1.110 L46P5 1.1.1130 L46P7 1.1.130 L47P1A 43440 42750 43390	1000111	-							
141,077 L46P4 141,103 L46P5 141,110 L46P6 141,115 L46P7 141,110 L47P1A 43440 42750 43390	1,1,074						-		
1.1.103 L46P5 1.1.110 L46P6 1.1.115 L46P7 43440 42750 43390 1.1.126 L47P18 42590, 42750 43390	1,1,077								
	1,1,103								
	1.1.110								
	1.1.115	-							
1,11,126 L47P18 42590, 42750		01767							
1,1,126 147718 42590 42750	0614141	4540							
	1,1,126	42590	42750	43390					

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 28)

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 29)

••••	63910	
	43310	
	43850 44280.	45160
43260	43870 43820 4250	45070
4 3210	43360 43170 44160	0,004,
0/167	43310 43740 44120	01644
42940	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	44840
44370 44370 42680 42470 42470 43040	43.00 44.030 44.030 44.040 33.00 32.00 32.00 32.00 32.00 32.00 32.00 32.00 33.00 42.40 43.40	44720 45540 45290 3160
11,133 L47P1C 11,122 L47P1 11,102 L47P2 11,204 L47P3A 11,204 L47P3A 11,271 L47P4 11,271 L47P4 11,271 L47P4 11,271 L47P4		0.11.0.107 L52P1 0.11.0.107 L52P2 0.00.0.11.0.110 L52P2 0.00.0.11.0.110 L52P2 1.12.0.376 L5P2A 1.13.0.376 L5P2A 0.02.1.000 L5P2B 0.02.0.376 L5P2B 1.16.1.000 L5P2B 0.03.0.376 L5P2B 0.03.0.376 L5P2B 0.03.0.376 L5P2B 0.03.0.377 L5P2B 0.03.0.377 L5P2B 0.10.1.377 L5P2B 0.10.1.377 L5P2B 0.10.1.377 L5P2B 0.10.1.377 L5P2B 0.10.1.377 L5P2B 0.12.0.000 L5P2B 0.12.0.000 L5P2B 0.12.0.000 L5P2B

LEFT HAND SYMBOLS AND THEIR POINTS OF MEFERENCE

KEFERENCE
Ë
POINTS
THE 1R
AND
SYMOOLS
HAND
LEFF

		•											-								47120											-		-	-								•	
																					7000																							
																					0.7040														2-									
																					00027	7																						
															•						000	0000																						
																					47390	01005																						
	•																				47360	46580						-		47.210					47640			•						
3740	·								2170		45330	48020		00777	07404					:	46690	46510						3000	41360	01/94		•			4 7600	•								
3420						000	5280	5370	5080	2460	44600	47980	45650	0.000	09199	07 197	46240	46270	45940		46670	46340		04747	06930	00694		46920	01694	45770	47220	47540	47630	7961	47530			0699.						
1,322 LSP2P 0,000 LSP2U 1,001 LSP2K 0,167 LSP2	0,002 L5P25 0,003 L5P2T 0,004 (5P2U		037 L5P2X	100 LSP2Y	200 LSP22	170 L5P3	204 1505	216 LSP5	226 L5P7A	373 1547		011 L60P2A		04.5 L60P2C			111 160226	123 L60PZH	.024 L60P2J	,002 L60P2	136 L60P3A	133 L60P3	133 46003	156 16005	205 L61P1A	1175 L61P1C	16197 191	,213 L61P2A	245 LOIP3A	233 £61PS	14297 997	300 L62P2	304 L62P3	345 16284	-	344 L6P10	354 E6P11	000 16913	0-1-007 E6P14	016 16915	026 L6P16	1,035 L6P17	045 L6P18	
0,17,1,322 1,00,0,000 1,01,1,001 0,00,0,167	1,03,0,002	1,05,1,005	1.07.0.	1,10,0,100	1,11,0,	0,00,0	0.00.0	0.00	0.00.0	0:00:1	0.11.0	0,04,1,	0,11,0	114040	1 40	1145040	0.04.1	0.04.1	0.04.1	0.04.1.	0,04,1	0,04,11	1.40.0	11.40.0	0.04.1.	0,04,1,	0,04.1	0,04,1,	0.04.1.245	0.04.1	0.04.1.	0.04,1,	0,04,1,	0,04,1,	0,04,1,	0,00,0	0,00,0,00,0	0.00.1	0.00.1	0,00,1	0,00,1,	0,00,1,	0,00,1,	

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 30)

OF REFERENCE	5480	5540		
D THEIR PUINTS	3750	5680 1450	6270	11170
LEFT HAND SYMBILS AND	00.0.234 L6	00,1,111 L 00,0,251 L 00,0,235 L 00,0,253 L 00,0,264 L	00.0,315 to 0.000,325 to 0.000,325 to 0.000,325 to 0.000,1,232 to	101.0.033 L7P2 101.0.054 L7P2 101.0.054 L7P2 101.0.011 L7P2 101.0.115 L7P3 101.0.115 L7P3 101.0.115 L7P3 101.0.115 L7P3 101.0.125 L7P3 101.0.125 L7P4 101.0.223 L7P4 101.0.223 L7P4 101.0.223 L7P4 101.0.223 L7P4 101.0.223 L7P4 101.0.223 L7P4 101.0.223 L7P4 101.0.223 L7P4 101.0.223 L7P4 101.0.223 L7P4

LEFT HAND SYMBOLS AND THEIR POINTS OF REFERENCE

	92890
	, 92850
	9798 0
	52630 53250 52650 50650
	52580 53230 52330 49610 49760 49760 49760 50610
13430	52560 52260 53210 52230 49590 49540 49540 49540 50590
13410	\$2430 \$2180 \$3120 \$3120 \$3120 \$49200 \$9000 \$9000
12160 13510 13390 50340	52400 52720 52720 53090 53090 12630 49150 49180 49240 49240 49240 49120 49110 4920 49110 6920 50290 50380 50380 50380 51120 51120 51340
317 L7P48 327 L7P49 145 L7P4 337 L7P50 337 L7P50 337 L7P51 337 L7P51 336 L7P54 336 L7P54 336 L7P54 336 L7P54 336 L7P54 336 L7P54 336 L7P54 336 L7P54 336 L7P57 337 L7P57 336 L7P57 337 L7P	

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 32)

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 33)

12 12 12 12 12 12 12 12	LEFT HAND SYNCHUS AN	SYALORS AND THEIR POINTS OF REFERENCE	OF REFERENCE	بنا		
0.16, 0, 16, 12, 12, 18, 19 0.16, 0, 16, 16, 12, 12, 18, 19 0.16, 0, 16, 12, 12, 18, 19 0.16, 0, 16, 12, 12, 18 0.16, 11, 10, 12, 12, 18 0.16, 11, 10, 12, 12, 18 0.16, 11, 10, 12, 12, 12 0.16, 11, 10, 12, 12 0.16, 11, 10, 12, 12 0.16, 11, 12, 12 0.16, 12 0.16, 12, 12 0.16	_	50540	50800	50.400		
0.166, 0, 165 C. 1287 35 00000 50.167 0.166, 0, 165 C. 1287 35 00000 50.167 0.165, 0, 165 C. 1287 35 00000 50.165, 0, 165 C. 1	_	66366	2005	50180	56200	
0.16.0.161 LVMF 5C 50240 0.16.0.152 LVMF 3C 50340 0.16.1.151 LVMF 3C 50340 0.16.1.151 LVMF 3C 50340 0.16.1.151 LVMF 3C 50340 0.16.1.151 LVMF 3C 50340 0.16.1.151 LVMF 3C 50340 0.16.1.151 LVMF 3C 50340 0.16.1.151 LVMF 3C 50340 0.16.1.151 LVMF 3C 50340 0.16.1.151 LVMF 3C 50340 0.16.1.151 LVMF 3C 50340 0.16.1.151 LVMF 3C 50340 0.16.1.151 LVMF 3C 50340 0.16.1.151 LVMF 3C 50340 0.16.1.151 LVMF 3C 50340 0.16.1.151 LVMF 3C 50340 0.16.1.151 LVMF 3C 50340 0.16.1.151 LVMF 3C 50340 0.16.1.152 LVMF 3C 50340 0.16.1.152 LVMF 3C 50340 0.16.1.153 LVMF 3C 50340 0.16.1.154 LVMF 3C 50	_	20090	20170	•		
0.16.0.152 1.78P3 5.5070 5.0080 0.16.1.151 1.21.21.824 5.0350 0.16.1.152 1.78P4 5.0350 0.16.1.152 1.78P4 5.0350 0.16.1.153 1.78P1 0.16.1.153 1.78P1 0.16.1.153 1.78P1 0.16.1.153 1.78P1 0.16.1.153 1.78P1 0.16.1.153 1.78P1 0.16.1.153 1.78P1 0.16.1.153 1.78P1 0.16.1.153 1.78P1 0.16.1.153 1.78P1 0.16.1.153 1.78P1 0.16.1.153 1.78P1 0.16.1.153 1.78P1 0.16.1.153 1.78P1 0.16.1.153 1.78P1 0.16.1.153 1.78P1 0.16.1.153 1.78P1 0.16.1.153 1.78P1 0.16.1.154 1.78P1 0.16.1.1	_	50240	•			
0.16,11151 L'9824 509350 50607 50750	_	50470	50700	20880		
0.02, 0.02 C 1911 0.02, 0.03 C 1911 0.02, 0.03 C 1911 0.02, 0.04 C 1911 0.02, 0.04 C 1911 0.02, 0.04 C 1913 0.02, 0.04 C 1913 0.02, 0.04 C 1914 0.01, 1.13 C 1914 0.02, 0.13 C 1914 0.02, 0.13 C 1914 0.02, 0.13 C 1914 0.02, 0.13 C 1914 0.03, 0.14 C 1914 0.02, 0.15 C 1914 0.03, 0.14 C		50350	50430	50660	50810	01635
0.02.0.051 L9P1 0.02.0.051 L9P1 0.02.0.051 L9P1 0.02.0.051 L9P1 0.02.0.130 L9P1 0.02.0.131 L9P1 0.02.0.131 L9P1 0.02.0.131 L9P2 0.02.0.131 L9P2 0.02.0.131 L9P2 0.02.0.131 L9P2 0.02.0.131 L9P2 0.02.0.131 L9P2 0.02.0.131 L9P2 0.02.0.132 L9P2 0.02.0.251 L9P2 0.02.0.251 L9P2 0.02.0.251 L9P2 0.02.0.272 L9P	_	50430	50670	50+20	50920	
0,022,0,957 0,022,0,957 0,022,0,163 0,022,0,113 0,022	, ب	52130				
0,022,030 C9912 0,022,030 C9913 0,022,0312 C9913 0,022,0312 C9913 0,022,0313 C9913 0,022,0313 C9913 0,022,0313 C9913 0,022,0313 C9923 0,022,0313 C9923 0,022,032 C9923 0,022,032 C9923 0,022,032 C9923 0,022,032 C9923 0,022,032 C9923 0,022,033 C9923 0,022,033 C9923 0,022,033 C9923 0,022,033 C9933 0,022,033 C9943 0,022,033 C9943 0,022,032 C9943 0,022,032 C9943 0,022,032 C9943 0,022,032 C9943 0,022,033 C9943 0,022,032 C9943	. ب					
0,02,5,066 (991) 0,02,6,162 (991) 0,02,6,113 (991) 0,02,6,113 (991) 0,02,6,113 (992) 0,02,6,113 (992) 0,02,6,113 (992) 0,02,6,113 (992) 0,02,6,113 (992) 0,02,6,113 (992) 0,02,6,113 (992) 0,02,6,113 (992) 0,02,6,113 (992) 0,02,6,113 (992) 0,02,6,113 (992) 0,02,6,113 (992) 0,02,6,113 (993) 0,02,6,113 (993) 0,02,6,113 (993) 0,02,6,113 (993) 0,02,113 (993)						
0, 02, 0, 0, 12, 0, 0, 13, 0, 0, 13, 0, 0, 13, 0, 0, 13, 0, 0, 13, 0, 0, 13, 0, 0, 13, 0, 0, 13, 0, 0, 13, 0, 0, 13, 0, 0, 13, 0, 0, 13, 0, 0, 13, 0, 0, 13, 0, 0, 13, 0, 0, 13, 0, 13, 0, 13, 0, 13, 0, 13, 0, 13, 0, 13, 0, 13, 0, 13, 0, 13, 0, 13, 0, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13						
6,02,0,1,03,1,091,00,02,0,1,03,1,091,00,002,0,1,13,1,991,00,02,0,1,13,1,991,00,02,0,1,13,1,991,00,02,0,1,13,1,991,00,02,0,1,13,1,992,00,02,0,1,13,1,992,00,02,0,1,2,9,1,992,00,02,0,1,2,9,1,992,00,02,0,1,2,9,1,992,00,02,0,1,03,1,994,1992,00,02,1,03,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,	_	٠			•	
0,02,0,112 L9P13 0,02,0,113 L9P13 0,02,0,137 L9P13 0,02,0,137 L9P13 0,02,0,137 L9P23 0,02,0,137 L9P23 0,02,0,121 L9P23 0,02,0,121 L9P23 0,02,0,231 L9P23 0,02,0,231 L9P23 0,02,0,232 L9P23 0,02,0,232 L9P23 0,02,0,232 L9P23 0,02,0,232 L9P23 0,02,0,232 L9P23 0,02,0,232 L9P23 0,02,0,232 L9P23 0,02,0,232 L9P33 0,02,0,232 L9P43 0,02,0,032 L9P43 0,03,000 L9P43 0,03,000 L9P43 0,03,000 L9P43 0,03,000 L9P43 0,03,000 L9P43 0,03,000 L9P43 0,03,000 L9P43 0,03,000 L9P43 0,03,000 L9P43 0,03,000 L9P43 0,03,000 L9P43 0,03,000 L9P43 0,03,000 L9P43 0,03,000 L9P43 0,03,000 L9P43 0,03,000 L9P43 0,03,000 LPP43 0,03,000 LPP4	-					
0,02,0,121 Lyp17 0,02,0,131 Lyp18 0,02,0,131 Lyp19 0,02,0,131 Lyp19 0,02,0,131 Lyp21 0,02,0,131 Lyp21 0,02,0,131 Lyp22 0,02,0,131 Lyp23 0,02,0,272 Lyp28 0,02,0,272 Lyp28 0,02,0,272 Lyp28 0,02,0,272 Lyp28 0,02,0,272 Lyp28 0,02,0,272 Lyp28 0,02,0,272 Lyp28 0,02,0,272 Lyp28 0,02,0,272 Lyp28 0,02,0,317 Lyp39 0,02,0,317 Lyp39 0,02,0,317 Lyp39 0,02,0,317 Lyp39 0,02,0,317 Lyp39 0,02,0,317 Lyp39 0,02,0,317 Lyp39 0,02,0,317 Lyp39 0,02,0,317 Lyp39 0,02,0,317 Lyp39 0,02,0,317 Lyp49						
0.02,0,130 L9P18 0.02,0,131 L9P19 0.02,0,131 L9P2 0.02,0,161 L9P2 0.02,0,161 L9P2 0.02,0,162 L9P2 0.02,0,162 L9P2 0.02,0,162 L9P2 0.02,0,162 L9P2 0.02,0,162 L9P2 0.02,0,162 L9P2 0.02,0,162 L9P2 0.02,0,162 L9P2 0.02,0,162 L9P2 0.02,0,162 L9P2 0.02,0,162 L9P2 0.02,0,162 L9P3 0.02,0,162 L9P3 0.02,0,162 L9P3 0.02,0,162 L9P3 0.02,0,162 L9P3 0.02,0,162 L9P3 0.02,163 L9P3						
0,02,0,137 LyP19 0,012,0,137 LyP19 0,02,6,164 L9P26 0,02,6,164 L9P26 0,02,6,164 L9P28 0,02,6,164 L9P28 0,02,0,220 L9P28 0,02,0,220 L9P28 0,02,0,230 L9P28 0,02,0,240 L9P28 0,02,0,240 L9P28 0,02,0,240 L9P28 0,02,0,263 L9P28 0,02,0,263 L9P38 0,02,0,263 L9P38 0,02,0,263 L9P38 0,02,0,263 L9P38 0,02,0,263 L9P38 0,02,0,263 L9P38 0,02,1,021 L9P48 0,02,1,021 L9P48 0,02,1,021 L9P48 0,02,1,021 L9P48 0,02,1,021 L9P48 0,02,1,021 L9P48 0,02,1,021 L9P48 0,02,1,021 L9P48 0,02,1,021 L9P48 0,02,1,021 L9P48 0,02,1,021 L9P48 0,02,1,021 L9P48 0,02,1,021 L9P48 0,02,1,021 L9P48 0,02,1,021 L9P48 0,02,1,021 L9P48 0,02,1,021 L9P48 0,02,1,021 L9P48	30					
0.01,1,137,2,411 0.02,0,16,145,1992 0.02,0,175,119,1992 0.02,0,171,1992 0.02,0,171,1992 0.02,0,211,1992 0.02,0,220,1992 0.02,0,230,1992 0.02,0,230,1992 0.02,0,230,1992 0.02,0,230,1992 0.02,0,230,1993 0.02,0,231,1993 0.02,0,231,1993 0.02,0,231,1993 0.02,0,231,1993 0.02,0,231,1993 0.02,0,231,1993 0.02,0,231,1993 0.02,0,231,1993 0.02,0,231,1993 0.02,0,231,1993 0.02,0,231,1993 0.02,1,021,1993 0.02,1,021,1993 0.02,1,032,1994 0.02,1,032,1994 0.02,1,032,1994 0.02,1,032,1994 0.02,1,032,1994 0.02,1,032,1994	37					
0,025,6,146,1992 0,02,6,164,1992 0,02,6,164,1992 0,02,6,121,1992 0,02,0,221,1992 0,02,0,221,1992 0,02,0,221,1992 0,02,0,221,1992 0,02,0,221,1992 0,02,0,245,1992 0,02,0,272,1992 0,02,0,272,1993 0,02,0,317,1993 0,02,0,317,1993 0,02,0,317,1993 0,02,0,317,1993 0,02,0,317,1993 0,02,0,317,1993 0,02,0,317,1993 0,02,0,317,1993 0,02,1,022,1994 0,02,1,032,1994 0,02,1,032,1994 0,02,1,032,1994 0,02,1,032,1994 0,02,1,032,1994 0,02,1,032,1994 0,02,1,032,1994 0,02,1,032,1994 0,02,1,032,1994 0,02,1,032,1994 0,02,1,032,1994 0,02,1,032,1994 0,02,1,032,1994 0,02,1,032,1994 0,02,1,032,1994	~					
0.02, 6, 155, 1972 0.02, 0, 173, 1972 0.02, 0, 20, 1972 0.02, 0, 20, 1972 0.02, 0, 20, 1972 0.02, 0, 21, 1972 0.02, 0, 27, 1972 0.02, 0, 27, 1972 0.02, 0, 27, 1972 0.02, 0, 31, 1973 0.02, 1, 0, 1973 0.02, 1, 0, 1973 0.02, 1, 0, 1973 0.02, 1, 0, 1973 0.02, 1, 0, 1974 0.02, 1, 0, 1974 0.03, 1, 0,	÷.					
0.07.5.173 L9P23 0.02.5.6.173 L9P23 0.02.0.20.210.2926 0.02.0.220 L9P26 0.02.0.230 L9P26 0.02.0.230 L9P28 0.02.0.230 L9P28 0.02.0.230 L9P28 0.02.0.230 L9P39 0.02.0.230 L9P39 0.02.0.330 L9P39 0.02.0.346 L9P39 0.02.0.346 L9P39 0.02.0.346 L9P39 0.02.0.346 L9P39 0.02.0.346 L9P39 0.02.0.366 L9P49 0.02.1.036 L9P49 0.02.1.036 L9P49 0.02.1.036 L9P49 0.02.1.036 L9P49 0.02.1.036 L9P49 0.02.1.036 L9P49 0.02.1.036 L9P49 0.02.1.036 L9P49 0.02.1.036 L9P49 0.02.1.036 L9P49 0.02.1.036 L9P49 0.02.1.036 L9P49 0.02.1.036 L9P49	_					
0.02, 0.173 19723 0.02, 0.220 19925 0.02, 0.220 19926 0.02, 0.235 19927 0.02, 0.245 19927 0.02, 0.245 19927 0.02, 0.245 19927 0.02, 0.245 19927 0.02, 0.245 19937 0.02, 0.337 19934 0.02, 0.335 19937 0.02, 0.355 19937 0.02, 0.355 19937 0.02, 0.355 19947 0.02, 0.02, 0.02, 0.0447 0.02, 0	_					
220 19725 220 19726 221 19726 2245 19726 2245 19726 2246 19726 2247 19726 2247 19726 2247 19726 2247 19726 2247 19726 2247 19726 2247 19726 2247 19726 2247 19726 2247 19726 2247 19726 2257 19726 2267 19726 22	0,00,00,00					
220 19928 221 19928 223 19928 224 19928 225 19928 225 19928 226 19928 230 19938 231 19938 231 19938 232 19938 231 19938 232 19938 232 19938 233 19938 234 19938 235 19948 235 19948 236 19948 237 19948 238 19948						
256 19928 256 19928 256 19928 256 19928 257 19936 257 19936 257 19936 257 19949 257 19						
245 L9928 1245 L9929 1245 L9930 263 L9930 263 L9930 264 L9930 264 L9930 264 L9930 265 L9940 266 L9940 267 L9940 268						
1245 L9P29 1246 L9P2 125 L9P35 125 L9P35 125 L9P35 125 L9P35 125 L9P35 125 L9P35 125 L9P35 125 L9P35 125 L9P35 125 L9P35 125 L9P35 125 L9P45 125 L9P45 125 L9P45 125 L9P45 125 L9P45 125 L9P45 125 L9P45 125 L9P45 125 L9P45 125 L9P45 125 L9P55 125 L9P56 125 L						
144 1972 254 1993 254 1993 272 1993 272 1993 272 1993 272 1993 272 1993 273 1994 273 1994 274 1994 275						
2.5.5 L9P 3.0 2.7.2 L9P 3.0 2.7.2 L9P 3.5 3.1.0 L9P 3.5 3.2.5 L9P 3.6 3.2.5 L9P 3.6 3.2.5 L9P 3.6 3.2.5 L9P 3.6 3.2.5 L9P 4.6 3.2.5 L9P 4.7 3.2.5 LP 4.7 3.2.5 LP 4.7 3.2.5 LP 4.7 3.2.5 LP 4.7 3.2.5 LP 4.7 3.2.5 LP 4.7 3.2.5 LP 4.7 3.2.5 LP 4.7 3.2.5 LP 4.7 3.2.5 LP 4.7 3.2.5 LP 4.7 3.2.5 LP 4.7 3.2.5 LP 4.7 3.2.5 LP 4.7 3.2.5	∵ '	14660				٠
272 199 19 272 199 19 310 199 19 310 199 19 326 199 19 326 199 19 327 199 19 328 199 19 329 199 19 320 199 49 321 199 49 321 199 49 322 199 49 323 199 49 324 199 49 325 199 49 326 199 49 327 199 49 328 199 49 328 199 49 329 199 49 329 199 49 329 199 49 329 199 49 329 199 49 329 199 49 329 199 49 329 199 49 329 199 199 199 199 199 199 199 199 199 1						
301 L9P 13 310 L9P 35 310 L9P 35 326 L9P 36 356 L9P 37 357 L9P 39 302 L9P 40 302 L9P 40 303 L9P 40 304 L9P 40 305 L9P 40 305 L9P 40 306 L9P 40 307 L9P 40 308 L9P 40	_					
310 LUP 34 317 LUP 35 317 LUP 35 315 LUP 36 315 LUP 36 315 LUP 36 315 LUP 36 315 LUP 36 315 LUP 36 315 LUP 46 315 LUP 46 317 LUP 46 317 LUP 46 317 LUP 46 317 LUP 46 317 LUP 47 317 LUP 48 317 LU	_					
317 L9P35 326 L9P36 336 L9P37 336 L9P37 336 L9P39 337 L9P39 337 L9P49 337 L9P49 347 L9P49	_					
135 L9937 135 L9937 135 L9937 102 L9940 101 L9942 103 L9943 103 L9943 104 L9943 105 L9943 106 L9943 107 L9943	_					
354 Lap 34 154 Lap 34 154 Lap 3 102 Lap 4 002 Lap 4 036 Lap 4 036 Lap 4 036 Lap 4 002 Lap 4 102 Lap 4 103						
115 L9940 115 L9940 117 L9944 1036 L9944 1036 L9944 1045 L9944 1055 L9944 1063 L9944 1063 L9944 1063 L9944 1063 L9944 1072 L9946 1072 L9946 1072 L9946 1072 L9946 1073 L9946 1073 L9946 1074 L9940 1075 L9940 1075 L9940	_	•				
1154 L4P3 1011 L4P40 1011 L4P40 1027 L4P44 1035 L7P44 1035 L7P44 1035 L7P44 1031 L4P49 1032 L4P49 1031 L4P49 1031 L4P49 1031 L4P49 1031 L4P49 1031 L4P49 1031 L4P49 1031 L4P49	_					
000 19940 001 19941 002 19944 003 19944 004 19944 005 19944 005 19944 005 19944 005 19944 005 19944	_	14770		•		
020 1020 1020 1020 1020 1020 1020 1020		1.7400				
032 1032 1032 1033 1033 1033 1033 1033 1						
0.055 L	027					
0.054 L 0.054 L 0.054 L 0.055 L 0.055 L 0.055 L	036					
0022 L L L L L L L L L L L L L L L L L L	0,45					
101 L	0.54			*		
1011						
1110 110 110 110 110 110 110 110 110 110 110 110 110 110 110 110 110 110	1015 L					
1110	101					
1111	- د					
1.26	1111					
	0,02,1,126 LVP52					
0,02,1,1i35 L9P53	135					

			06665			
·		52820	51720.			
		. 50790	56610 79880	31730 34850		
		, 08464	55970 1917C	7955C 21680 14650 22157C	00077	į.
		49080	55360 55360 79010	14880 78970 13400 13380	13420 42460 42460 45640 53330	
		49490	34360 78490 78490	3680 3680 3740 3410 3440	3500 3530 3560 3590 3620	
	47410 9140 449270	48980	44500 53690 49060 4360	3370 3370 3710 3170 3210 3210	3250 3270 3290 3310 3350	
	47330 3040 3060 3060	4 9 9 4 0 4 9 0 4 0	49090 2600 61010 48970	2980 3020 3020 2820 2840 2860	2880 2900 2920 2940 2960 44650	44670 44670 45120 45120 45480 45300 4700
4 (9954 19954 19954 19955 1995	19968 4 L9P69 4 L9P70 4 L9P70 5 L9P71 7 L9P7 7 L9P8 5 L9P9 6 LC	4 LC6	4 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	CR10 CR11 CR12 CR12 CR2 CR2 CR2	CRSSCALLERS LCRS CCRSCALLERS CCRS CCRS CCRS CCRS CCRS CCRS CCRS C	
0,02,1,194 0,02,1,193 0,02,1,193 0,02,1,193 0,02,1,204 0,02,1,204 0,02,1,204 0,02,1,204 0,02,1,204 0,02,1,204 0,02,1,204 0,02,1,204 0,02,1,204 0,02,1,204 0,02,1,204		000			000000	0000000

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 34)

y	25750 25850									00981							•			•	-													٠						
	25650						•		74450	0000	×.																				٠						81940			
	. 05452								78330									80200			08608										•						80730			
	25440				75350			87800	74320									08108		0. 300	02608	6	80230				į			,							79810			
ij.	25350				75330			87130	78180		75270							19990			000		01708														19120			
AND THEIR POINTS OF REFERENCE	25260	•			15040			86890	78170	78750	15250	75310	19520					79930		0.00	09609		9008					79180									19490			
THEIR POINT	25170	74900		74890	14480	75160	75290	85660	75150	78740	14950	75110	05167	79000	19100	1	1961	19900	80650	80700	78980	79560	19760			00808		79030	80290	80660	19190	80430	80630	19440	 80490	01000	20407	79480	80830	01008
LEFT HAND SYMBOLS AND	0,03,1,362 LPRA 0,04,0,137 LPR		0,020	.05.0.025 MAC1	3,046		0,073	10,0,255 MAG				11.0.136 MDATA	1,07,1,045 NABIA		07,1,044 NABLD	NABL	1.07.1.133 NAB24	07.1.213 NAB3	07,1,241 NAB4	07,1,306 NARSA	1,07,1,056 NACI	07,1,135 NAC2	07, 1, 154 NADZA	07.1.137 NAD2	07,1,246 NAD4	MADS	07, 1,234 NAE3	200	727	NAF4	9 5	092	263	115	266	77.	126	123	040	

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 35)

LEFT HAND SYMBOLS AND THEIR POINTS OF REFERENCE

			4																			٠											87410		46370							00,70	32620	00000	43040	52460	A7100	
			-																														02478	2	46350							4	32570	38740	02044	\$ 2240	0.7080	
								-										•					•										97280	87780	46220) 							32530	38720	050	00004	20000	
											0	041/8					-																0000	07720	05199							;	32490	38460	44860	45920	20,100	0.166
							-				87030	07178	87060		9 2000			86430									•						00160	00720	91990	07527		86630	, ~	87590	87820		32450	36800	44790	45900	00400	06166
				51330	21110					,	01028	36660	87040		86980			86360	38300									·					000	09/98	0.040	06964		86510	86830	87340	87570	•	32430	36090	39300	45580	50230	04624
		82000		51310	06015						85880	86320	85920		85840			86080	36650	38930	40650	38320	34340		87850								87600	86270	06678	42610	01686	86450	86650	86850	86870	31150	31900	33850	39250	45560	20210	22780
80950	01608	80990 81160		51200	51030	32920	07667	85550		86420	85850	86180	95890		85810	86820	86810	85690	36460	38530	39080	37660	32100	000	04530	06730	00400	86090	0000	86840	96880	86860	87370	86150	87510	00164	27620	95620	85630	85640	85650	31050	2580	33370	39230	45480	49450	52710
	,07,0,214 NBE4 ,07,0,152 NBF2	1,07,0,170 MBG2 1,07,0,223 NBG4	0,055	3,354	158 1	0,056	1,07,1,134 PARIA	1,033	1,116	92041	06.1.121 PAD2	06.1.100 PAEL	1.125 PAF2	1,06,1,127 PAG2	1,110 PAHL	1,132 PAH2	1,135 PAJ2	0,256 PATH	O, 116 PATNI	0,226 PAIN2	DIZES PATES	D. ZIG PATNA	0,001 PATN	LINE PBAL	1,144 P651	1 164 0001	1094 4011	1174 0862	1.215 PAF3	1.244 PCB1	1,322 PCB2	1,273 PCE1	1,350 PCF1	1,353 PCHI	1,353 PCH1	O COL	7 0 0 1 PG A	251: 011AD1	7.252 UNAU2	0.253 4UA03	0.254 QUAD4	0,237 SAVE	0,100 STOP	7,100 STOP	0,100 STOP	0,100 STOP	3.100 STOP	0,100 STOP
1.07.0	1,07,0	1,07,0	1.07.0	0,16,0	0,16,	0,12,	1.06.1	1,06,1	1,06,1	1.00.1	1,06,1		1.90.1	1,06,1	1,06,1	1,06,1		1,10,0		0,15,	0,15,0	0,15,	0.12.	10041	10001	1001	10061	1000	1.06.1	1.90.1	1,06,1	1,00,1	1,00,1	1,06.1	1,06,1	0,40,0		16140		20101		0,13,0,237	0,17,6	0,17,6	0.17.0	0.17.0	0,17,0	0,17,0

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 36)

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 37)

49810 28180 28180 29530 30160 34590 38640	42230 49680 52390 52390 65520 65560 69030 70120	75950 76660 78730 78730 80050 80050 37000 38180 40000	72980 54080 55620 664100 66410 71360 72520 73420	6050 6830 7590 8340 9150 9150 110750 12690
27140 27140 28780 29410 30130 38510 38520	44176 46250 49630 56730 56730 66450 67580 68970 70040	75500 76510 77780 78410 78410 80020 36920 36920 39920	71920 54020 55560 63730 68950 10940 72460 73960	39010 5960 6750 7500 8250 9040 9870 11670 11490
42370 50640 27080 28660 29380 39440 38440 42120	45170 49580 50130 56650 66350 68820 69930	75030 75030 76560 77930 779480 79480 36860 3610 3610 38420	53920 53920 63600 65700 68260 72400 73900	37640 5850 6870 7420 8170 8950 9780 110580 112220
46630 50630 25650 2960 34420 36420 36420 36420	5550 5510 5310 5310 6605 6730 68490 70900	75000 76510 76510 76510 76510 76510 36510 37500 37600	5 2 5 0 5 0 5 0 5 0 5 0 5 0 5 0 5 0 5 0	37130 5740 6570 7340 8870 8870 9690 11370 11370
40590 50560 24990 29810 29810 3730 3750 39150	5000 5000 5000 5000 6500 6600 6940 69740	74490 76460 76210 76210 76210 76210 76400 36490 37540 46510 46510	6939C 5374C 5374C 5374C 6344C 6443C 6443C 1728C 1228C 1282C 1312C	37030 5590 6590 7250 7390 8790 9600 11230 12020
5600 31310 24140 24140 24140 24140 24140 39130 39130	42920 47380 52610 52620 65920 67180 7250	74460 76210 76210 78460 78160 36370 36370 40330 40330	68570 68570 55270 55270 55270 57490 72220 72220 7360	36950 5410 6390 7170 7910 8700 9510 11100 11130
5 / HO 50140 31330 31280 24580 24580 24580 27910 37400 37400	47350 47350 47350 47350 57500 65110 66130 64120 64300 70600	74400 76160 77450 77450 77450 79150 36280 37250 34370 40320	67770 42630 55210 55400 64030 64740 63760 72160	36840 5 120 6 310 7 0 40 7 8 10 8 6 10 9 4 60 10 2 20 11 10 10
56/C 50040 31250 31250 31250 31250 3650 26430 26450 30310 37430 37430	47360 47310 47310 47310 52440 55730 66730 66730 70500	74350 76050 76050 77490 77490 78540 85790 79110 36180 36180 36300	\$6726 39650 55140 63390 69260 71740 73640	\$6630 \$220 \$220 7000 7770 8520 9310 10130 11750
5650 31100 31200 19700 19700 28210 28930 29560 34620 34620	42290 47280 49730 52420 55623 66640 68010 70180	74300 76000 76710 77440 77440 77440 2629 2629 35910 36090 38340 40090	66120 39580 54130 55840 69373 69373 71550 72580	36420 5160 6130 6920 7670 7670 9230 10040 11660
TERMS TO SECURE				
	665566666			

LEFT HAND SYNCILS AND THEIR POINTS OF MENCRENCE

LEFI HAND SY	SYMBELS AND TH	THEIR PCINTS	CF REFERENCE	w						
		12850	12940	13030	13120	13210	13230	13300	08861	24120
		75010	271.26	30960	31820	32750	32940	33030	33750	33830
		33970	42530	43480	48860	49300	26690	;		
0.0.71	VARZ	5180	5260	5340	5430	2610	5760	5870	5980	0209
	7445	0519	0576	6330	0149	0100	06240	0640	25.20	7610
0.0.7	7 T T	0692	7776	2450	7930	0108	006.	8 90	8270	8360
17,0	VARZ	8450	8540	8630	97.50	9810	0688	8970	0906	9170
17,0,0	V1R2	9250	9330	9420	08.56	9620	9710	9800	0686	0266 .
.17.C.	VARZ	1000	10150	10240	10330	10420	10510	00901	06901	10770
17.00	VARZ	10850	10940	11030	11120	11250	11340	11430	11510	11590
17,	VAP 2	11680	11770	11860	11950	12040	12130	12240	12580	12720
,17,0,	VAR 2	12870	12960	13050	13140	13330	19810	24100	25030	27100
17,0,07	VAR2	30940	34410	01904	42560	43510	49290	26670		
0.00	VARS	2760	27.20	08987	09687	05064			078.91	15410
20.00.1	AAK C	06/7	07/61	05051	06061	05161	00761	01761	15050	15020
•	Z Z Z Z	08461	05661	15600	0/06/1	04/67	01861	1,4510	16580	16650
	\$ 7 A 4 7	16090	00101	16460	16930	2002	1 20 70	17140	17210	17280
		02.01	0777	00001	05401	2007	1770	17790	17860	17930
	7047	00001	0441	0761	18210	18280	05581	18420	18490	18560
	7047	60091	00201	04781	01701	0104	0000	19050	19120	19190
0 0 2	7000	19260	02.01	00461	07.201	04561	01461	19680	19820	19850
70.0.71	7484	19940	20190	20240	20290	20390	20460	20530	20600	20670
17.0.07	VAR4	20.740	20810	20860	20910	20980	21040	21100	21160	21230
17,0,		21330	21400	21500	21640	21820	05612	22070	22240	22420
,17,0,		22560	22640	22910	2,2840	22950	23060	23120	23170	23230
17,00		23280	23470	23560	23650	23740	23830	23920	24010	24630
17.00		24690	24730	24800	24890	25000	25100	06147	09767	25370
, 17, C,		25480	25570	25670	25770	25870	25960	24460	24740	06192
, , ,		26220	26290	26360	26430	00697	07.00	04007	00100	29450
17,00		28250	28400	28550	28700	06887	007067	00167	32080	05155
֓֓֞֜֜֜֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֓֓֓֓֓֓֓֓		29600	05/67	00667	00000	30500	9 4	01055	33110	33170
		06126	09776	02.56	33660	11720	Š	34050	410	34170
		35230	15330	19720	00000	63380	014			
7		2760	14/60	28200	28350	28500	28650	28800	28950	29,100
17.0		29250	29400	29550	00167	29850	8	30150	30300	32060
17,0,		32780	33066	33460	33610	34300	38500	39390	48920	80090
17.0.	VARO				•					
16,0,34	WURD	20050	29116	51240	51270	53140	00770	04730		
10,01,	.	86000	86060	96200	08794	06.600	0000			
0 0	1 3	00158	00000	00408	05.30	, 004.48	96610			
		0776	0776	066.00	06.36	0446	3490	3520	3550	3580
70.00.11		1610	1540	36.70	37.30	13460		15150	19840	20200
		20540	20610	20680	20750	20820	124	21740	21980	722170
0		22360	22490	22570	22750	22980	307	.23130	24020	24650
17.0		26730	00697	26980	31860	32010	32220	33260	33560	34240
0.11		36020	36190	36 310	3,7110	31270	138	37960	38040	38120
17,0,		18230	38430	38600	38840	39050	938	39490	34.00	39.10
17,0,		39950	01004	40240	40210	40430	9 6	06 87 4	43240	04224
17.00		43720	43800	45730	08755	01664	9	06174	47890	08694
17,0		47750	47770	06/15	018/5	4 7830 52510	52520	52740	52750	52760
17,0,		52240	04724	09776	00000	00000	,,	53790	53950	54110
17,0,		52830	00675	01676	72,50	26770)	1	ľ

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 38)

LEFT HAND SYMMOLS AND THEIR POINTS OF REFERENCE

55450 56840 61880 62840 63840 63840 63840 64540 71210 73560	8290 11440 6870	06649
55420 56180 61780 61760 62760 63860 63860 65430 69530 73210 87810	7710 9990 6610	73620
55340 60010 61570 61570 62680 63740 65370 67380 67420 731190 73170 87580	0046 0066 00701 00700	72780
552810 55810 55810 618430 62450 62450 68160 68130 681350 681350 681350 681350	7530° 8930 6160 10070 23570	01171
55160 59360 59360 59360 69350 693540 693540 693540 693540 695540	7460 8910 6090 9000 22340 78580	71460 52930 64560
24880 25490 21210 62310 643390 643390 6410 72640 72640 73640	7380 6730 8730 8730 8730 73190 73190	33360
554580 58480 58480 68180 66240 64540 6450 67420 720400 7440	1110 1110 1110 1110 1110 1110 1110 111	35 C R R R R R R R R R R R R R R R R R R
54490 57540 61110 61110 6420 64250 64250 74340 74340 6360	6 1400 11 1 2 0 12 1 0 13 1 0 13 1 0 14 1 0 15 1 0 16 1 0 16 1 0 17 1 0 18 1	339460 339460 339460 350550 370550 37050 37050 37050 37050 37050 37050 37050 37050 37050 37050 37050 37050 37050
54170 57780 60960 60960 61900 64100 64100 66790 69590 71250		
00000000000000000000000000000000000000	01000000000000000000000000000000000000	
0,13,0,13,0,13,0,13,0,13,0,13,0,13,0,13		0.12.0.2.0.301 0.12.0.301 0.10.0.340 1.11.0.0.340 1.13.0.242 0.12.0.173 0.12.0.173 1.13.0.313 0.12.0.173 0.12.0.173 0.12.0.173 0.12.0.173

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 39)

REFERENCE
Ę,
POINTS
~
IHEIR
ANC
S
SYMBOLS
Š
HAND

			52450																													, .	-	-		ž.			:			
			50830																									£			•			-	~		ī.		- 4			
			50730							81850								81480										4.					,	٠		:		49250				
			50530		39260					81760			81950					81410										71650									e qu	49220			,	
			90510	81690	38960					81620			80750					81320										7 1,600								18440		06164			÷-	
٠٠.	H1830	33840	50420	81250	38750	52280	23840	36110		81040	73150	32930	79740		73930			81180	32460			05 87 8	23400		34080	81570		70660			64440	: : :	81890			78130		49160	68360	73680		
TS OF REFERENC	46040 51190 81390	32580 44920	45890	19140	38450	50440	23620	28740	55410	79330	11950	92200	19670	31340	23710	01969	54720	79650	31890	80480	49360	04030 #7460	22730	01618	23800	01130	09677	26540	80420	19420	06149	15390	80680	23890	26,162	14470	80280	61710	68310	12720	63830	
SYMBOLS	=000 =000 =000	000=	0,005 =000006024 0.211 =00060624	-000	,0,347 =00000C030	000=	-000	000=	0.003 =000000000000000000000000000000000	000=	000=	0.114 =00000048	2.		.0.30% =000000c100	0.333 =000000100		000=	.0.163 =000666132	=000	000=	0.256 =000000146	000=	000=	,0,316 =0000CC200	000=	C00=	.0.036 =00000C252	.0,302 =000000262	, 0, 271 =000000266				0.317 =000000400	3.040 =000	0,211 =000	0,277 =000	,0,323 =000C0C420	0,020 =00000C500	0,205 =000	0,233 =0000000520	
2	=000000020 46040 =000000022 51190 =0000000022 81390	2,0,174 =000CCC024 32580 1,0,354 =00CCCC024 44920	=0000000024 45890 =000000024 49010	=000000024 79140	=000000000000 38450 -00000000000	=0000000034 =0000000034	=000000040 23620	=0000000040	000040	000000000000000000000000000000000000000	=0000000044 71950	#00000046 \$200 #00000046	275 =000000014	=000000076 31340	=00000CC100 23410	=000000100	=000000100 54720	=000000100 =00000100 =00000100	CCC132 31890	=000000136 80480	+000000144	#000000146 64030	=00000C176 22730	=000000C176	=0000CC200 23800	=000000200 =000000200	=0000000240	=00000C252 56540 =000CC253 70610	=000000262	=000000256	061499	1,0,223 =000000360 75390	3,0,310 =000000360 80680	=000000400	0.040 = 0.00000400	1,0,211 =000000400	3,277 =00000C406	3,0,323 =000CDC420 81/10 5,0,37, =000000500 49130	0,020 =000000500	1,0,203 =000000512		10,0,233 =000000520

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 40)

LEFT HAND SYMBOLS AND THEIR POINTS OF REFERENCE

	23790		81090	
	23700	,	80790 81990	78090
	23610	71790	80720 81930 47970	67960
	23520 64180	72540	74790 81810 46400	67800
86570	23430 64010	06669 09869 09869	7471C 846170 73500 73500	67530
6 34 90 B 64 8 0	23920 - 24050 - 24050 - 24050 - 24050 - 24050 - 24050 - 24050 - 2405000 - 240500 - 240500 - 240500 - 240500 - 240500 - 240500 - 2405000 - 240500 - 240500 - 240500 - 240500 - 240500 - 240500 - 2405000 - 240500 - 240500 - 240500 - 240500 - 240500 - 240500 - 2405000 - 240500 - 240500 - 240500 - 240500 - 240500 - 240500 - 2405000 - 240500 - 240500 - 240500 - 240500 - 240500 - 240500 - 2405000 - 240500 - 240500 - 240500 - 240500 - 240500 - 240500 - 2405000 - 240500 - 240500 - 240500 - 240500 - 240500 - 240500 - 24050	69990 69990 19360 19360 19360	79470 46260 72180	66300 67480 47950
59950 R6020 46480 78720	21440 23970 63620 81460	69440 73740 73800 69170 69980 1710	79390 81370 46190 65680 73440 73380 65870	66150 66510 47520 73320
\$6500 6330 6330 6330 6330 37020 23980 23980 23980 23980 23980 23980 23980 23980 23980 23980 23980 23980 23980 23980 23980 23980	21290 23880 63460 63460 25900 25900 25900 25900 25900 31060 31050 31050 43620 43620 43620 43620 43620 60800	50940 19220 19220 19220 19220 19390 12660 12600 169930 16960 29190	79260 41230 46130 65630 75830 72240 72240 57240 57240	66010 66460 46230 77610
1.10.0.0.035 = 0000000524 1.13.0.301 = 0000000530 1.10.0.234 = 0000000631 1.10.0.266 = 0000000000000000000000000000000000	0.14.0.262 = 000001760 11.10.0.262 = 000001760 11.10.0.262 = 000001760 11.10.0.176 = 000001774 0.114.0.347 = 00000200 0.13.0.446 = 000002000 0.13.0.446 = 000002000 0.13.0.341 = 000002000 0.13.0.16 = 000002000 0.15.0.16 = 000002200 0.15.0.16 = 000002200 0.15.0.37 = 000002466 1.11.0.226 = 000002466 1.11.0.226 = 000003416	1,0,0,022 1,0,032 1,0,022 1,0,022 1,0,022 1,0,022 1,0,032 1,0,032 1,0,032 1,0,032		1,11,0,006 = 000012524 1,11,0,011 = 000012764 0,05,05,251 = 000013000 1,11,0,227 = 000014744 1,11,0,202 = 000017264

66700 61740 67340 72260 66970 61110 68620 68770 70130 72480 11170 19290 19500 67970 74620 17030 17610 19220 17080 75780 16370 77590 78070 16890 18940 19150 19430 75180 75280 76850 76410 77050 16890 1770 18600 19080 67830 71160 62470 62470 16970 61930 61920 17090 1700 19520 18870 26680 17090 61920 61920 19930 17090 1700 19520 18870 26680									
1,4,2,0 1,4,2,0 2,94,0 2,94,0 2,54		05999	66700	61290	67340	12420	13260		
13920 13920 13920 13940 23940 23940 23940 23940 23940 23940 23940 23940 23940 23940 24030		5/320	02699	05176	68620	68770	70130	72480	73070
16820 17170 19390 19500 29940 26270 30820 19500 29400 62970 74670 24000 61000 17500 17500 19500 29400 17500 17500 17500 17500 17500 29400 17500 17500 18940 19150 19430 29400 17500 17500 17500 19430 29400 17500 17500 17500 19430 29400 17500 17500 17500 17600 29500 17500 17500 17500 19800 29500 19900 19900 19900 29500 19900 17700 19500 19900 29500 19900 17700 19500 19900 29500 19900 17700 19500 19900 29500 19900 17700 19500 19900 29600 19900 17700 19500 19900 29600 19900 17700 19500 19900 29600 19900 17700 19500 19900 29600 17700 17700 19500 19900		13920) - - -))			í • •
9,400 9,400 9,400 1,		16820	17170	19290	19500				
4.76.20 4.76.20 170.30 175.08 175.08 175.08 175.08 175.08 175.08 175.08 175.08 175.08 175.08 175.08 175.08 175.09		34070	3006	30850					
17440 17440 17440 17440 17500		53490	62970						
960500 9605000 960500 960500 960500 960500 960500 960500 960500 960500 9605000 960500 960500 960500 960500 960500 960500 960500 960500 9605000 960500 960500 960500 960500 960500 960500 960500 960500 960500 960500 960500 960500 960500 960500 960500 960500 960500 9605000 960500 960500 960500 960500 960500 960500 960500 960500 9605000 960500 960500 960500 960500 960500 960500 960500 960500 9605000 960500 960500 960500 960500 960500 960500 960500 960500 9605000 960500 96		14640	14670						
## 17510		80560					•		
## 17080		80200							
17:188		09194					-		
44400 44910 44910 44910 44910 44910 44910 44910 44400		07100	67620						
90300 90300 90300 90300 90300 90300 904450 90400		75180				•			
49830 49830 10080 10		44450							
44930 17030 17610 19220 24870 30090 30790 75780 77580 77590 78070 44400 16890 18940 19150 19430 78070 78070 15540 16890 18940 19150 19430 76410 77050 229720 30240 30740 78220 76350 76410 77050 17500 77530 77530 77630 78650 76410 77050 18440 17640 18460 1960 76410 77050 17500 17530 77630 78650 76410 77050 18440 17640 1860 19080 76410 77050 18450 17640 1760 1980 76410 77050 18450 17640 1760 1960 19010 76410 77050 18450 17640 1760 1660 19010 76410 76680 76680 1850 1860 19010 1760 1760 1660 19010 76680		80300							
164970 17030 17610 19220 642800 30090 30790 16370 17590 78070 74400 15080 75780 16370 17590 78070 16400 16890 18940 19150 19430 78070 16400 16890 18940 19150 16430 78070 16510 17630 7650 7650 7650 7660 17570 17630 17650 78110 78650 76410 77050 16400 16750 17470 18600 19080 76410 77050 16400 16700 17470 18600 19080 76410 77050 25410 1650 17470 18660 19010 76680 76680 64470 16120 17240 18650 61470 18670 18670 76680 25210 16120 17100 18520 18870 26680 76680 26180 73080 73030 61920 61990 76900 76900 72020 </td <td></td> <td>49830</td> <td></td> <td>,</td> <td></td> <td></td> <td></td> <td></td> <td></td>		49830		,					
16660 17030 17610 19220 228670 30090 30790 16370 77580 77580 77580 77590 77600 44400 16540 16890 18940 19150 19430 77590 77600 29720 30240 30760 75130 75220 77530 77630 77050 44300 77510 77530 7800 7810 77050 77050 77570 77530 7800 7810 78850 76410 77050 44300 16400 17470 18600 19080 77050 77050 54700 1770 1770 18600 19080 77050 77050 65100 67800 77160 17240 18600 19010 76680 65100 6780 17100 18620 19010 76680 6510 61970 61970 18870 26680 72020 7300 73030 61970 76680 72020 73030 73030 73030 73030 73030		01664							
22860 30090 30790 16370 77080 77590 78070 44400 16540 15780 16430 17080 77590 78070 16540 16640 16440 19150 19430 77050 16540 77510 77530 77530 77640 77050 17510 77530 77630 77650 77650 77650 17510 77570 77650 77650 77650 77650 17510 77650 77650 77650 77650 77650 17510 17670 17470 18800 19080 77050 16400 1770 17470 18800 19080 77050 16400 1770 17400 18650 19010 77050 16410 1740 18650 19010 77050 16410 1740 18650 19010 77050 16410 1740 18650 19010 77050 16410		16680	17030	17610	19220				
14610 75080 75780 76370 77590 78070 44400 16540 16840 19450 19430 77590 78070 15540 16840 18940 19450 19430 77050 29720 30240 30760 78850 76350 76410 77050 77570 77530 77630 78800 78810 77050 77050 74300 16750 17470 18800 19080 77050 77050 29570 30730 17160 18650 19010 77050 77050 66180 67830 71160 18650 19010 76680 76680 62260 62400 62400 61930 61930 19010 76680 25510 61850 73030 61920 61930 61930 76680 72000 73030 73030 61930 61930 76680 76680 73100 73030 73030 61930 <	_	29870	30090	30790					
74400 75780 75780 75780 77080 77590 78970 <th< td=""><td>0</td><td>62860</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	0	62860							
444400 16840 19430 19430 16940 16840 14440 19150 19430 29720 30240 30760 75850 76410 77050 17500 77530 77530 78050 78110 78850 76410 77050 17500 77530 77630 78050 78110 78850 76410 77050 17500 77630 77630 77630 78050 78050 77050 16400 16750 17470 18600 19080 19080 52500 6770 67830 77160 62470 19080 62700 6270 62400 62470 19010 26680 62700 6230 6240 62470 18870 26680 62700 61950 61920 61990 73090 73030 7	0	74610	75080	75780	16370	77080	17590	78070	78870
36940 16540 16890 18940 19150 19430 26720 30240 30760 19550 76350 76410 46410 77530 77530 77630 77630 77630 77630 77630 77570 77630 77630 77630 78110 78850 76410 77050 44350 77630 17470 18800 19080 17060 44350 16750 17470 18800 19080 45200 4670 17160 18600 19010 65810 67830 77160 62400 62470 664180 6730 62400 62470 62470 25410 17670 17100 18520 18870 26680 64470 17100 18520 18870 26680 52710 2520 73030 61920 61930 61930 73100 73020 73030 73030 73030 73030	0								
16540 16890 18940 19150 19430 29720 29720 30240 30760 19520 76350 76410 77050	~	44400							
29720 16540 16890 18940 19150 19430 29720 30240 30760 75220 75850 76410 77050 7570 77530 78050 78110 78850 76410 77050 7930 7930 7930 78050 78110 78850 76410 77050 7430 17670 1770 18800 19080 77050 29570 30730 71160 18600 19080 6500 67830 71160 82470 19010 65180 62330 62400 62470 26680 29570 30670 17100 18520 18870 26680 29510 61850 61950 19010 26680 29510 61850 61950 19010 29510 30670 61950 61990 19010 29510 5080 73030 61990 61990	0	36940							
459720 30240 30760 4610 75130 75220 75850 76410 77050 7506 77530 77630 78050 78110 78850 76410 77050 7930 77630 77630 78110 78850 76410 77050 79430 17640 16750 17470 18800 19080 19080 29570 30730 71160 1860 19010 19080 25610 67830 71160 62400 19010 64100 17240 18650 19010 26680 65210 62330 62400 62470 18870 26680 61780 73030 73030 73030 73030 73030	_	16540	16890	18940	19150	19430			
6.2780 75130 75220 75850 76410 77050 77500 77630 77630 76410 77050 77050 77930 77630 77630 77630 77630 77050 74350 16400 16750 17470 18800 19080 64370 16500 17160 18660 19010 65200 67830 71160 16660 19010 65400 6730 62400 62470 26680 65210 16120 1710 18520 18870 26680 61780 61920 61920 61990 18010 26680 72020 73030 73030 61920 61990 18670 26680	0	29720	30240	30760					
75060 75130 75220 75850 76410 77050 77570 77630 76930 76930 76030 76410 77050 44,350 76,300 76930 76930 76410 77050 44,350 16,400 16,750 17470 18800 19080 22,510 6,700 6,7830 71160 19080 19010 6,5100 6,7470 17240 16660 19010 26680 6,5260 6,240 6,240 6,2470 26680 26680 6,1780 16,100 17100 18520 18870 26680 2,2510 6,1850 6,1920 6,1990 18600 26680 6,1780 73030 73030 6,1920 6,1990 73030 73030 7,2020 7,3000 7,3000 7,3000 7,3000 7,3000 7,3000 7,3000 7,3000 7,2020 7,3000 7,3000 7,3000 7,3000 7,3000 7,3000 </td <td>0 (</td> <td>01494</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	0 (01494							
77570 77530 77630 78110 78850 77530		05/180	00136	36030	36950	74360	01772	77060	77130
74350 74530	2 2	00001	77.20	07767	00867	78850	01404	0607	02111
44350 17470 18800 19080 29570 30730 17470 18800 19080 46200 6770 17160 1860 19080 65100 67830 71160 16610 17240 1660 19010 65180 65330 62400 62470 18870 26680 29420 17100 18520 18870 26680 29420 61950 61950 61990 29420 61920 61990 26680 29510 13030 61990 61990 73100 73100 73100		20300	000						
53470 16750 17470 18800 19080 29570 30730 11160 19080 46200 62700 67830 71160 65180 67000 67830 71160 65180 16510 17240 16660 16260 16510 17240 16660 29420 30700 62400 62470 29420 2510 17100 18520 18870 26680 2970 30670 61920 61990 18970 26680 5180 73030 73030 73030 73030	2 2	05644							
16400 16750 17470 18800 19080 29570 30730 17470 18800 19080 46200 67830 71160 71160 56180 16610 17240 18660 19010 69470 16610 17240 18660 19010 69470 1670 17100 18520 18870 26680 62260 61920 61920 61990 26680 61700 13030 13030 13030	. 4	53470			-				
29570 30730 46200 67830 71160 65100 67830 71160 65180 17240 18660 65180 19010 65180 62330 62400 65260 62330 62400 65270 17100 18670 25710 17100 18620 61780 61850 61920 61920 61990 73030 73030		16400	16750	17470	18800	19080			
46200 62700 25810 71160 67000 67830 71160 64180 17240 18660 64180 17240 18660 16260 62330 62470 29420 30670 42470 29270 30670 17100 18520 18870 26680 29270 30670 61920 61990 26680 55610 5180 73030 73030 73030 72020 73100 73030 73030 73030	2 0	29570	30730						
62700 25410 67000 67830 71160 66180 69470 16260 16260 29420 29420 29420 29420 29420 29510 16470 17240 18520 18870 26680 29510 29510 29510 29510 29510 29510 29510 29510 29510 29600 73030 73030 73030	00	46200						-	
25810 67830 71160 66180 67700 67830 71160 66180 19010 6770 16260 16610 17240 16660 29420 30700 62470 62470 25710 16470 17100 18520 18870 26680 29270 30670 61920 61990 26680 25610 73030 73030 73030 73100 73100 56090	0	95200							
67000 67830 71160 66180 69470 16260 16610 17240 16660 19010 29420 30700 62400 62470 25710 16120 16470 17100 18520 18870 26680 25710 5180 61850 61920 61990 72080 73030 73000 56090	0	25810							
66180 69470 16260 16260 29420 29420 29420 62330 62400 62470 62470 62470 16120 16120 16180 61850 61920 61990 72080 73030 73030 73030 56090	0	9 1000	67830	11160					
69470	ę	96180							٠.
16260 16610 17240 16660 19010 29420 30700 62400 62470 25710 16470 17100 19520 18870 2970 30670 61950 61990 25610 25610 25610 73030 72080 73030 73030 56090	9	02569					,		
29420 30700 62400 62470 62340 62330 62400 62470 25710 16470 17100 18520 18870 29270 30670 61950 61990 25610 25610 73030 73030 73020 73030 56090	0	16260	16610	17240	16660	01061			
62260 62330 62470 25710 16470 17100 18520 18870 29270 30670 61920 61990 61780 61850 61990 72080 73030 72020 73030 73030	0	29420	30 700						
25710 16470 17100 18520 18870 29270 30670 61950 61990 25610 39890 73030 72020 73030 73030 56090	•	95290	62330	62400	02420				
16120 16470 17100 18520 18870 29270 30670 61920 61990 25610 61850 61990 72080 73030 7200 73100 56090	0	25710	. 1				00,		
29270 30670 61780 61850 61920 25610 39890 72020 73030 73100 56090	<u> </u>	16120	16470	17100	18520	01881	26680		
61780 61850 61920 25610 52610 39890 73030 72020 73100 56090	•	29270	30670						
25610 39890 72080 72020 73100 56090	_	08119	61850	91920	06619				
39890 72080 72020 73100 56090	_	25610							
72080 72020 73100 56090	0	39890							
	0	72080	73030						
	2	72020							
	0	73100							
	.	26090							

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 42)

LEFT HAND SYMBOLS AND THEIR POINTS OF REFERENCE

	26470	
26540	20470	. 00492
06561	18450	18310
6 H 6 H 0 H 0 H 0 H 0 H 0 H 0 H 0 H 0 H	18100	096/1
25410 25430 30410 30410 25430 25410	16050 30540 61200 25340	30550
6 5 3 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	15700 28620 48000 61130 623310 10340 22390 11800 25540 59020 59020	2000 2000 2000 2000 2000 2000 2000 200
	20000000000000000000000000000000000000	D 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		= 0.2 t0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0
11110000000000000000000000000000000000	10,000 1520 1520 1520 1520 1520 1520 1520 1	0.14.0.200 0.115.0.200 0.115.0.300 0.105.0.300 0.14.0.300 0.13.0.200 0.14.0.320 0.14.0.320
	1.0,025 = 0.0254001 1.0,015 = 0.02540016 1.0,015 = 0.02540016 1.0,015 = 0.02540016 1.0,015 = 0.02540016 1.0,015 = 0.02540016 1.0,015 = 0.04502000 1.0,015 = 0.04502000 1.0,015 = 0.04602000 1.0,015 = 0.0470200 1.0,015 = 0	10,026 = 000.540016

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 43)

REFERENCE
6
PULNTS
THEIR
ANC
SYMBULS
HAND
LEFT

	26330							26260														•
	22820							20920														
	02181	P 6 800						18030														
	17820	018 98				34610		17680														
	15770 30530	96170				34310		15630	30420	63760		. ;	44360						12900			
0640	15370 15370 28520 51550	63560 25130 25160	10160 81640 7030	5650 45680 57410	22020 22320 75280	34360 31830 87110	46 79 0 22210 58960	59740	28370	62920 74430 24920	25840 25840 24950	6430 20400	42500 3600	7040	13200	31910	31770	3550	12880	21780	57370 57610	58380 11060
0,0,212		4,0,331 4,0,331	13,0,202 13,0,322 13,0,166	0,13,0,146 = 0,50001240 0,11,0,365 = 0,50001240 1,10,0,055 = 0,52500000 0,13,0,220 = 0,525,455,2	4,0,275 4,0,300 1,0,222	0,12,0,206 =076606500 0,12,0,162 =070003100 1,10,0,262 =072006000	0,05,0,256 = 074000000 0,14,0,277 = 076000000 1,10,0,150 = 077030000	0,0,175		1,10,0,226 =100000000 1,11,0,210 =100000000		13,0,162	15,0,365	1,13,0,524 =111000000 0,13,0,167 =114722350 0,14,0,264 =120000000	13,0,236	12,0,164		3,0,143	0,15,0,341 =12222222 0,13,0,234 =123456702		1,10,0,0,0,4 =125200000 1,10,0,0,0 =125202524	
								•										_		~.		-

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 44)

LEFT HANG SYMBOLS AND THEIR POINTS OF REFERENCE

t e e		02581		45320
		. 081		42140 42110
			1 1 3 3	45050 45040 45150
	08986	, ,		44H90 44950 45060
42490	23750	42170	45270	44880 44480 44900
22710 46320 50960 50960 14680 11760 11760 44610 53360 12510 22680	22740 22740 22740 4750 4750 64150 1440 2440 1540 1540 1540 1540 1540 1540 1540 1	58730 58730 38730 4050 4050 4050 54680 3510 3510 81500 42250 54290	0750 0750 0750 0750 0750 0750 0750 0750	44410 44810 44830 50300 38140 37980
= 1 \$CODODO = 1 \$CODODO = 1 \$COCCO = 1 \$COUL410 = 1 \$COOTODO = 1 \$COOT	=13730000 =13740000 =13740000 =14000000 =140001040 =140014430 =140064210 =140064210 =140064210 =140066210 =140066210	147460000 115000010 115000010 115000010 115000010 1150000010 115000010 1150000000 1150000000 1150000000 1150000000 1150000000 1150000000 11500000000	= 160005500 = 160005500 = 160005500 = 160005100 = 160016160 = 160052760	=160064760 =160065160 =160142300 =160142300 =160360000

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 45)

REFERENCE
40
POINTS
IHEIR
AND
SYMBOLS
HAND
LEFT

																		58410						8220																				
		26190																05.685					,	0 7 7 8		60480																		•
		25930	! !						٠									5,8060						0178	00021	00109	ı																•	
		23200															-	00083						0078	06111	58350																		
	00/77	19640																65100					•	3071	04011	58160	! !			91159	•													
	01027	9260	38200						•									01.19%					;	0617	07601	58120) 			64650														
OFF 10	07.17	6260 17540	30390	33630													06 1 09	000795	04.40			9650	27010	06.79	76.30	57880				06777													٠	
38250 58930 59210 57450	59530	6250 15440	28220	33080	61350	24830	24860	09611	01811	11690	54420	11780	09018	38110	26390	01800	06786	06676		57030	10540	0986	26840	08/9	04246	06197	6420	24640	0806	04618	22130	21420	58700	0206	00718	0440	09786	33700	08065	33770	29180	97060	20160	29500
15,0,345 = 1 10,0,147 = 1 10,0,160 = 1 10,0,056 = 1	10,0,170	0,14,0,160 =20000000 0,14,0,223 =20000000	15,0,054	0,12,0,177 =200000000	10,0,220	4,0,324	14,0,325	13,0,227	0.15.0.340 =20432000	3.0.221	0,0,013	3,0,223	3,0,312			240.000	0,0,066	262606262= 1604040141 262606264= 010:0:01:1		0.000	13,0,212	13,0,176	14,0,353	13,0,165	262626262= 6914046140 0-14-0-141-2636363	-	13.0.161	10.0.014	13,0,174	19139U9317 =26640UU00	14.0.276	14,0,264	920:0:01	13,0,173	13,0,315	0,13,0,163 = \$6214443()	7 7	2000		2,0,202	0,0,157	190.000	4,0,741	1,10,0,167 =377776000

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 46)

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 47)

7790	23180					-																																		•
0822	21370																										•													
6530	21190																																							
6526	19570				02155																																			
6 150	05//1		ů.		44130	•										52860																								
7870 6340	17340		26920		44080											75660							20.530									;	64230	01687		21920				
06061 0615	00151	37610	06150	04/42	43860	43740 21130	21070	21010	24/30	70880	20780	20710	20440	10360	20570	52340	10270	38220	20>00	10180	20430	0116	01607	3H640	59420	0114	3660	79020	93.100	19590	51740	05175	60920	14840	61040	21900	93490	02159	01110	3690
=37//77//6 =4000000000 =400000000	0 6	1 11 11 1	i i	=400000000 =4000000000	ñ	=400000010 =400010000	ű	n		ï	ii	ii i	=40311C0C0	Ĭŧ	ě	ij	=410204140	1 19	Ħ	Ü	4	0000000	n ti	ñ	=477600376	1 11	ļI	=501004000	1 1	91	Ħ	Ħ	11		ĮI	ij	4.	=511006220	==1101C030	±51101040 ±511010050
0.13.0.171	0,14,0,221	0,12,0,170	1,10,0,011		10,3	0,15,0,3/1	0	•	9	0	0	٥	٥	0	0	•	9 9	20	•	0					1,10,0,166								0.21	12.0	o	10.	, 12, C,	10,0,25	0 0 0	13.0

9180

LEFT HAND SYMBULS AND THEIR POINTS OF REFERENCE

LEFT HAND SYMBOLS AND THEIR POINTS OF REFERENCE

		67990 70020 70020 56350 56770 60070 9490 9490 9490 97190 9720 45690 47920 47920	68200 70440 53970 57910 9430 26810 57840	68350 70690 55220 57370 7120 9560 76930 58630 64920	6 5 C B C C C B C C C C C C C C C C C C C		69200 71490 8130 10950 60040	69620 71680 8460 12140	69830
1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0		70020 56350 56370 66170 53330 56490 10630 94590 9450 6700 6700 6700 6700 6700 6700 6700 67	70440 53970 57910 6710 9430 26410 57840	70640 55220 57370 7120 9560 26930 54630 64920	70880 7210 10610 26960 58200 58200		8130 10950 60040	71680 8460 12140 60440	
1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0		56350 56770 56770 53930 53930 10630 9450 6700 6700 57190 57190 45690 47920 47920	53970 57910 6710 9430 26610 57840 64810	55220 57370 1120 9560 26930 58630 58630	\$8690 \$8200 \$8200 \$8200 \$8200		8130 10950 60040	8460 12140 60440	
1,0,000 2,53,200 2,93,00 2,9		500170 53930 53930 56990 10630 9450 6700 6700 57190 45690 47990 47990	53970 57910 6710 9430 26610 57840 64810	55220 57370 7120 9560 26930 58630 58630	\$8C9C 1061C 26960 58200 58200 65C80		8130 10950 60040	8460 12140 60440	
0.114 = 272.25000 0.104 0.114 0.112 0.114		53930 56990 10630 9450 6700 6700 57190 4760 4760 4760 4760 4760	53970 57910 6710 9430 26410 57840	55.220 57.370 71.20 95.60 26.330 58.630 58.630	7210 10610 26960 58200 58200		8130 10950 60040	8460 12140 60440	
		56490 10630 10630 10630 6700 4340 57190 47480 47490 47490 47490 47490 47490 47490	6710 6710 9430 26410 57840 64810	7.120 7.120 9.560 2.6930 5.8030 64920	58690 7210 16610 58200 58200		8130 10950 60040	8460 12140 60440	8560
10,214 22,222,224 10,450		10630 9450 6700 9340 26780 57190 40480 3720 47990 47990 47920	6710 9430 26610 57840 64810	7120 9560 26930 58030 64920	7210 10610 26960 58200 65080		8130 10950 60040	8460 12140 60440	8560
1,000		9450 9340 9340 26780 57190 40480 3720 47990 47990	6710 9430 26610 57840 64810	7120 9560 26930 58630 64920	7210 1661C 26960 58200 65C80		8130 10950 60040	8460 12140 60440	8560
\$\(\cap{6}\) \text{5.0.15} \text{5.25} \text{5.4} \\ \text{5.0.16} \text{5.25} \text{5.25} \\ \text{5.0.16} \\ \text{5.0.16} \text{5.25} \text{5.25} \\ \text{5.0.16} \\ \text{5.0.16} \text{5.25} \text{5.25} \\ \text{5.0.16} \\ \text{5.0.16} \\ \text{5.0.25} \text{5.25} \\ \text{5.0.16} \\ \text{5.0.16} \\ \text{5.0.25} \\ \text	3,0,164 3,0,164 0,0,152 0,0,152 3,0,151 3,0,151 1,0,266 0,0,265 4,0,265	6700 9340 26780 57190 40480 3720 47990 47990	6710 9430 26610 57840 64810	7120 9560 26930 58630 58630 64920	7210 1061C 26960 58200 58200		8130 10950 60040	8460 12140 60440	8560
10.152 = 52.52.224, 5.54.64 5.140 5.430 10.000 10.0	3,0,164 4,0,352 0,0,362 3,0,151 1,0,366 1,0,266 0,0,245 6,0,265	9340 57190 57190 40460 3720 45690 47990	9430 26610 57840 64810	9560 26930 58630 64920	65C80	09801	60040	12140 60440	
\$10.555.252524 \$10.505		26780 57190 40460 3720 45690 47990 74920	57840 57840 64810	26430 54630 64920	\$8200 \$8200 \$6200	58440	60040	60440	
\$\(0,0.10) \text{2.5}		57190 40460 3720 47990 47990	57840	5 4 C 3 O	>8200 65C80	58440	60040	60440	
\$\(\text{15} \) \text{15} \\ \text{15} \) \text{15} \\ \text{15} \) \text{15} \\ \text{15} \) \text{15} \\ \text{15} \) \text{15} \\ \text{15} \) \text{15} \\ \text{15} \) \text{15} \\ \text{15} \) \text{15} \\ \		40480 3720 45690 47990 74420	04810	64920	08369				
1.0.1546 = 331020270		45690 47990 74920 7480	64810	64920	08059				
1.0.266 =35102C271		43690 47990 74920	64810	64920	08059				
1.0.1216 = 3110742.717 4.0.269 = 53110742.717 4.0.269 = 53110742.717 4.0.269 = 600000000 2.16.269 = 6000000000 2.16.269 = 6000000000 2.16.269 = 6000000000 2.16.269 = 6000000000 2.16.269 = 6000000000 2.16.269 = 6000000000 2.16.269 = 6000000000 2.16.269 = 6000000000 2.16.269 = 6000000000 2.16.269 = 6000000000 2.16.269 = 6000000000 2.16.269 = 60000000000000000000000000000000000		74420	64810	64920	65080				
\$\text{0.15.25} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		14480	04810	64920	08059				
\$\(\text{1}\) \text{2}\) \text{5}\] \text{5}									
\$\frac{1}{1}\tilde{1}\tilde{5}		21470							
4,0,264 =60001C000		46550							
\$5,0,25\$ ±61000000 \$9550 \$9520 \$9520 \$9540 \$9550		21550							
\$\$\text{\$\ext{\$\t		59050					•		
5.0.433 = 612020000 0.0.101 = 63146146430 0.0.101 = 63520000 0.0.101 = 65252000 0.0.101 = 65252000 0.0.101 = 65252000 0.0.101 = 65252000 0.0.101 = 65252000 0.0.241 = 1777776 0.0.241 = 1777776 0.0.101 = 1777776 0.0.101 = 17777776 0.0.101 = 17777776 0.0.101 = 17752600 0.0.101 = 17752600 0.0.101 = 177526000 0.0.102 = 177526000 0.0.103 = 17777776 0.0.103 = 17777776 0.0.103 = 17777776 0.0.103 = 177777776 0.0.103 = 177777776 0.0.103 = 177777777777777777777777777777777777		47650					,		
0.0.010 = 0.31463146		39540	39620						
0.0,10.17 = 6353114030 0.0,10.12 = 65252000 0.0,0.12 = 65252000 0.0,0.23 = 660000176 0.0,0.24 = 67777776 0.0,0.12 = 77777776 0.0,0.12 = 777777776 0.0,0.12 = 77777777777777777777777777777777777		58480	60520						
9,0,215 =65252525	20.000	58670					•		
4.0,253 =6525255 4.0,253 =66000176	101010	54260				٠			
4,0,253 =66000176		10880							
0,0,241 = 077777776	4.0.263	21340							
0,0,071 = 714631462 54520 54520 59300 10,071 = 71774000 1097	0,0,241	64330	64430	04540					
0.0.162 = 11774000 59300 10970		58520							
7,0,216 = 72525254 10970 7,0,216 = 7753252524 10970 7,0,316 = 7731516554 7099 7,0,316 = 7731516554 7099 7,0,526 = 774050000 7050 7,0,526 = 774050000 7050 7,0,020 = 7741703506 70520 7,0,020 = 7741703506 70520 7,0,145 = 7741703000 70930 7,0,145 = 776071776 70990 7,0,145 = 776071776 70990 7,0,145 = 777090000 70990 7,0,145 = 77709000 70990 7,0,145 = 77709000 70990 7,0,145 = 77709000 70990 7,0,145 = 77709000 70990 7,0,145 = 77709000 70990 7,0,145 = 77709000 70990 7,0,145 = 77709000 70990 7,0,145 = 77709000 70990 7,0,145 = 77709000 70990 7,0,145 = 77709000 70990 7,0,145 = 77709000 70990 7,0,145 = 77709000 70990 7,0,145 = 77709000 70990 7,0,145 = 77709000 70990 7,0,145 = 77709000 70990 7,0,145 = 77709000 70990 7,0,145 = 7770000 70990 7,0,145 = 7770000 70990 7,0,145 = 7770000 70990 7,0,145 = 777	0,0,162	008.65							
\$\text{5.0.5} \text{6.0.5} \tex	3,0,216	02601							
3.0,1170 = 1315,1505,4 3.0,1170 = 1317,77716 3.0,1245 = 7377,77716 5.0,246 = 7377,77716 5.0,246 = 741,00000 5.0,144 = 741,00000 5.0,144 = 741,00000 5.0,144 = 741,00000 5.0,145 = 741,00000 5.0,145 = 741,00000 5.0,145 = 770,00000 5	5,0,361	40290							
5,0,262 = 74000000 64860 64860 67.00 64.860 67.00 67.00 64.860 67.00 67.	3,0,170	0507							
\$10,204 = 74000000	3,0,173	64760	64860	64970					
C. 0, 204 = 741702000 60250 60600 60250 60600 60250 60200 60	5.0.262	00125							
0,0,144 = 741703606 58800 60600 0,0,202 = 74177776 60220 0,0,103 = 744776000 59330 0,0,145 = 760741702 58840 12990 0,0,145 = 770077776 60280 0,0,205 = 770077776 60280 0,0,146 = 770360000 60280 0,0,146 = 770360000 59390 0,0,146 = 777360000 12860 36970 0,0,152 = 774300000 12160 59390 0,0,165 = 77625224 12160 36970	0.00.204	05709							
0,0,203 = (41/17776 60220 0,0,072 = 1/6310000 59350 0,0,165 = 1/6310000 59330 0,145 = 1/631702 59330 3,0,23> = 1/53106 60310 0,0,205 = 170071776 60310 0,0,165 = 170071776 60280 0,0,165 = 171070000 59390 3,0,32 = 17525224 12160 3,0,23 = 17525224 12160 5,0,25 = 17600000 56430		58800	60909						
0,0,072 = 746310000 59550 0,0,163 = 747766036 59330 0,0,164 = 760741702 59330 3,0,235 = 7750700000 60310 0,0,165 = 7770071776 60280 0,0,165 = 7770700000 59390 3,0,332 = 77430000 59390 3,0,332 = 77525224 12160 3,0,352 = 77525224 12160		60220							
0,0,163 = 74776036 59330 0,0,145 = 760741702 58840 12990 3,0,235 = 775077776 60280 0,0,145 = 77380000 60280 0,0,145 = 77380000 59390 0,0,145 = 77380000 59390 0,0,145 = 77380000 12880 0,0,145 = 77380000 12880 0,0,155 = 7752525 12880 0,0,025 = 7760000 12880 12880 36970 12880 36970	0,0,072	58550							
0.40,145 = 76074,1702	0,0,163	59330							
3,0,235 = 7059432106 12970 12970 159	0,0,145	58840	0000						,
0,0,1206 = 17000000 00310 0,0,205 = 17001176 60280 0,0,146 = 17000000 59390 0,0,146 = 171770000 59390 5,0,332 = 1752524 12160 3,0,232 = 1752524 12160 5,0,026 = 1760000 5930	3,0,233	0/671	06671						
0.6.146 = 770300000 58870 59.30	0,0,206	01600							
0.001454 = 17036000 59390000 59390 59390 59390 59390 59390 59390 59390 59390 59390 59390 5	2024040	00700							
5,0,332 =77430000 36970 36970 5,0,332 =77430000 16890 36970 3,0,232 =775282524 12160 3,0,026 =77600000 56430		0000							
3.0,232 = 775252524 12160 3.0,232 = 775252524 15160		16890	36970	37050					
0.026 = 77600000	0.030	12160					•		
	0.0.0.0	56430							

Figure 7-14. PTC ADAPT Self-Test Program Symbolic Table (Sheet 48)

•		•							6010	1540	8570	0186	13170			28860	30060	•	60390		
									2990	1450	84.80	9720	13150			28710	29910		59170		
								0526	2920	7300	8390	9880	13060			28560	29760		25590		
				5 7 5 0 0		09139		9650	5890	1290	8 360	8630	07911			28410	29610		55890		70280
60680		•	•	26130		29460		8030	5 7 9 0	7.280	8 300	8820	11370	13360	15040	28260	29460		53710		68600
59130	56850	20000	49600	53810	20120	57070	9830	8020	5620	6680	8280	8750	11350	13340	14730	28090	29310		53450	65020	65260
1,10,0,156 =776003770	1,10,0,043 =1774CC000	0,16,0,537 =77774000	0,16,0,344 =17774036	1,10,0,006 =77776000	0.14,0,240 =117110000	1,10,0,046 =777774000	0,13,0,201 =117777770	0,13,0,172 =77777774	0,13,0,157 =711777776	0,13,0,157 =777/17776	0,13,0,157 = 177777776	0,13,0,157 =77777776	0,13,0,157 =11777776	0,13,0,157 = 17777776	0,14,0,111 =777777776	0,15,0,031 =77777776	0,15,0,031 =77777776	0,15,0,037 = 77777776		1,10,0,002 =17177776	1,11,0,000 =77777776

ပ	
SECTUR	
MODULE O	

044740176003	161553316003	161540134003	054740134003	.05674134003	163540134003	336747120003	330752630003	330314230003	367215630003	012745666003	161542076003	100754500003	163546666003	364753100003	163540136003
0 600920032191	046747276003	05C743256003 1	0 161545766003 0	161546366003 .0	066746766603 1	163547030003	163545576003	336746175003	336306576003	367202676003 0	074754200003 1	161546366003	102742076003 1	163563020003	106742640003
350123334003	36721326663	367221412003	052740134003	694740134003	161540134603	662740134603	C6475233C003	163553736603	330755336603	336656726663	367206066003	C76742C76C03	161554700003	104756730003	161557730003
350745466003	35210162003	336107466003	367205666003	367206266003	0.56746666003	161545166003	101553436003	966746076003	163546476003	336745566003	330642076003	367214460003	100746566003	161553436003	104755336003
163550166003	35/741530003	266107366003	330100134003	360100134003	367200134003	000140134003	062756420003	161553430003	070755030003	163542075003	330753700003	326646266003.	367202076003	102755100003	332007166003
044750065003	163561412003	530742076003	330742266003	326106166003	152306566003	367203066003	167207430003	06474>776003	161546 576003	072741620003	163545766003	326742076003	362654600003	367206766003	371400136003
151547466003	046761334003	163560412003	163540134663	124 (40134603	350740134603	350360134003	336113536003	35/213136663	066/54530003	161556130003	014142076003	163554300003	362746466003	266642076003	367267066003
042742076093	161540226003	056747206003	652753426003	163546066003	163546465003	352753526003	13631360003	330305676001	367206216003	010146676003	161563520003	016740164003	163542076003	26675500003	364640036003
Э	01	50	30	0,	5.0	09	20	001	011	120	130	140	150	160	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 1 of 64)

000000000000	00000000000	4400000003	454460066003	324762620003	000037420001	000017350001	1004013304001	370
100988810000	400001146003	367262136603	376107066063	004/02036003	350757350003	163255304003	144755336003	360
161547166003	142742036003	367207066003	374101736063	002717350003	350756304003	163556216003	142756136003	350
161547166003	140741736003	36720706603	004/01636003	340757370003	163555116003	140755336C03	161547166003	340
136741636003	367207066003	002701536003	326757360003	163573530003	136756016003	161356036603	134/47106003	330
367201536003	372107066003	370141436003	346772526003	163557350003	134755716003	141553336003	132747166003	320
367201436003	266107066003	336141336003	336157350003	163553316003	132755736003	101547166003	130741336003	310
367207066003	330141236003	330757350003	163555704003	130755416003	161555736003	120747166003	361201236003	300
336147066003	336741136003	163557350003	126755764003	161557360003	124767410003	367215716603	336115436003	270
330147166003	266741136003	163547066003	124741036003	161557350003	122747776003	367215736003	336107766003	. 260
364155436003	336747166003	163541036003	122747066003	161540736003	120757350003	367213316003	336145500003	250
350665110003	352747776003	163555436003	170141166063	19155550008	116764410003	367215736003	336107166003	240
352640736003	350747066003	163540636003	11675560003	161541620003	114763410003	367223536003	336105576003	230
336655500003	330763030003	163542640003	11477360003	161562710003	112755436003	367207166003	336100436003	220
330647066003	336740336003	163542640003	112761620003	161562730003	110755436003	367207166003	352640336003	210
352747066003	163540236003	110742640603	1615e0616663	106753336003	367207166003	350640236003	350141066003	500

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 2)

SECTUR 1	
MODULE O	

456716536003	04361.6536003	772755736003	466015736003	275215436003	275200234003	275204034003	275207236003	275207336003	275207436003	420247536003	135747636003	000247736003	040250036003	140247166003	000016436001
330747166003	772747166003	400797166003	470207166603	470647166003	472655436003	752644034003	136647066003	136647066003	336647066003	061747666003	332007066003	222747066003	030247066003	130250136003	000001166001
163546336003	77666436603	C33206>36CC3	004106636603	773046716003	171047166003	252053336003	240247136663	250247236003	260247336003	271607436003	255407536003	167547636C03	020247736003	120247066603	775010236003
242747066903	035607066003	002707066003	470407056003	476747066003	472/47036603	336747166003	336763410003	336763410003	336763410003	141763416003	474023410003	000146341000	775563410003	110250036003	210247066663
161546236003	002706336003	033406436003	073206536003	163546636003	163547066003	163547136003	163555304003	161560332003	163560532003	271620732003	302021132603	220021204003	224021304003	100263410003	200250136003
240740100003	033623410003	100014829100	4706/3419503	220703410003	252746736003	254747066003	256740134003	260740434003	302741034003	135742034003	047004034003	056004034003	331404034003	070250134003	170263410003
600052500050	470716404003	004717604003	004111204003	161560104663	161563410603	161547036003	101544034603	161560236003	161560436003	271620636003	420261036003	307216536603	171556436003	060253336003	160250234003
000000000000	772740134003	033400234003	426700134003	246740234003	250740134003	252763410003	254744034003	256747166003	260747166003	137747166003	041141166003	311607166003	041747166003	050247166003	150261436003
	01	02	30	•	50	09	70	100	110	120	130	140	150	100	110

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 3)

SECTUR	
0	
MCCUL E	

000016436001	100985940000	000016536001	100989010000	000010136001	000011036001	000001166001	000015336001	000011236001	100911336001	100911436001	100965110000	1009190000	000011736001	00000500001	000000000000
0000	0000	0000	0000	0000	0000	00000	0000	0000	00001	0000	0000	0000	10000	00000	00000
000007166001	100991100000	00001100000	00000100000	100990100000	100990100000	100961110000	000007166001	00003410001	000023410001	000023410001	000023410001	000023410001	000623410001	CC0023410001	000000000000
100988010000	100985010000	100984010000	10098 501 0000	100919010000	000010139001	00000100000	CC0011236001	000015704001	000022233001	00002433001	C00022 63 2001	00000303000	CCCC23104001	C00623264C01	420000000003
100990100000	000001066001	000007066001	1.00005516000	000023410001	000023410001	100980110000	00000100000	100010134001	100065010000	000011034001	00015034001	000014034001	000014034001	100560510000	000000000000
000010236001	000010336001	000010436001	000023520001	000015704001	000015704001	000023410001	000011130000	000014034001	000022136001	000022336001	000022536001	000022736001	000016536001	10098.5910000	000000000000
000023410001	000017820000	000023410001	0000158410000	100711010000	000010234001	100761010000	000023410001	000014034001	100991100000	000001166001	000007166001	100991100000	100991200000	100991130000	006000660063
000051504001	000021604001	000051704001	000022004001	000015/36001	000015736001	100967510000	000010234001	000014034001	1009881133000	000011436001	199964119000	100985110000	100981139000	000015039001	200000000000000000000000000000000000000
0000,0134001	000010234001	000010134001	C00010234001	100991120000	100991100000	10099110000	000015436001	.100740710000	100990100000	100990100000	100990100000	100990100000	100990200000	100990100000	0000000000000
200	210	220	230	240	250	. 260	270	300	310	320	330	340	350	360	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 4)

~
SECTUA
0
MCCULE

464640012603	735200436003	160240112003	126755412003	167562232003	224275650003	330247366003	356641212003	735215412003	050262232003	146775650003	167543012003	264242136003	330247366003	454643212003	735215412003
330251136003	446675650003	735207366003	040240212003	130755412003	167562332003	232241236003	330247366603	452641512003	735215412003	100262632003	150775650003	167544412003	272242236003	330247366003	462643512003
174247366003	330255412603	476640536003	735207366003	620240512003	132755412603	167575650003	234241336003	330247366003	444641612003	735215412003	060262432003	152775650003	167543412003	274242336003	330247366003
167540236003	202240312003	330275650003	3566406 36003	735207366003	050240612003	134755412003	167543012003	242241436003	330247366003	454642112003	735215412003	110262732003	154775650003	167545012003	302242436003
116775650003	167547366003	204255412003	330242012603	442640736003	735207366003	030240712003	136775650003	167542012003	244241536003	330247366003	450642212003	735215412003	070262532003	156775650003	167544012003
. 020255412003	120740436003	167540412003	212275650003	330241012003	444641036003	735207366003	060262432003	140775650003	167543412003	252241636003	330247366003	456642512003	735215412003	120263032003	160775650003
030177030003	14027565003	122742076003	167556732003	214275656003	330242412003	446641136003	735215412003	040256732003	142775650003	167542412003	254241736003	330247366003	452642612003	735215412003	100262632003
20000000000	735215412003	030247366003	124755412003	167562132003	222275650003	330241412003	450641112003	735215412003	010262532003	144775650003	167544012003	262242036003	330247366003	460643112003	735215412003
. •	01	20	30	0,	20	9	70	100	110	120	130	140	150	160	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 5)

SECTOR
DULE

330247366003 456643612003 735215412003 110262732003	464644112003 735215412003 140263232003 166775650003	735215412003 126263032003 170775650003 167545012003	150263332003 172775650003 167546412003 324243336003	174775650003 167545412003 334243436003 330247366003	167547012003 344243536003 330247366003 466645212003	354243636003 330247366C03 470645512003 735215412003	330247366003 472645612003 735215412003 170263332003	474646112003 735215412003 200263632003 206775650003	735215412003 150263432003 210775650003 167547012003	170263032003 212775650003 167545012003 424244336003	214775650003 167547412003 434244436003 330247366003	167545412003 332244536003 342247366003 352247212003	735204636003 476CC7366C03 777547512003 175555412003	041740066002 167540666602 047000666002 175740000002	00000000000 410000000000 0000000000 00000000
304242536003 3	330247366003 4	460644212003 7	735215412003	130263132003	176775650003	167546012003 3	364243736003 3	330247366003 4	466646212003 7	735215412003 1	020263532003 2	216775650003	330250012003 7	161540000002 0	0 000000000000
167545412003 3	312242636003 3	330247366003 4	466644512003 7	735215412003 1	140263432003	200775650003 1	167547412003 3	374244036003	330247366003 4	472646512003 7	735215412003 0	030263132003 2	735235650003	167740260003 1	0 000000000000
162775650003	167544412003	314243136003	330247366003	462644612003	735215412003	150263232003	202775650003	167546412003	404244136003	330247366003	442646612003	735215412003	372263632003	163575650003	000000000000
130263132003	164775650003.	167546012003	322243236003	330247366003	464645112003	735215412003	160263532003	204775650003.	167550012003	414244236003	330247366003	446647112003	362255412003	777762132003	055000000005
200	210	220	230	240	250	260	270	300	910	320	330	340	350	360	370

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 6)

11024000002	330277666003	040254000003	420241612003	070245612003	310241012003	613230550003	207600212003	041751736003	350247366003	330242076003	370244012003	041755412003	613225332003	167547366003	070255412003
10024000002	420240000002	030243010003	564741212003	167545212003	300270550003	320241412003	141747366003	420270550003	444752036003	360247366003	041742076003	167544412003	410255412003	334752636003	060246012003
05624C000002	04174000002	020242572003	270240612003	312744612003	041764032003	041742076603	124251636003	612764432603	167570550003	144252136003	164247366003	326742076003	041745012003	61323055003	040256736603
040240000002	420240000002	167577676003	600140212003	613204212003	104255412003	167547366003	167570550003	340255412003	320764632003	16757055003	154252236003	613207366003	167542076003	446645412003	167547366003
167540000002	564740000002	310747166003	110247366003	602643612003	074240012003	314751436003	316764232003	610770550003	613215412003	322764732003	167570550003	620652336003	330747366003	440242076003	336752736003
30674000002	26024000002	613212236003	100251336003	330243212003	064247212003	613230550003	613215412003	231424332003	614642412003	613215412003	324765032003	330270550003	613212436003	442747366003	613230550003
040025040003	57474000002	5 7664 7066003	060261434003	420242612003	170246612003	604664132003	604647366003	450242012003	330264536003	614643012003	613215412003	400265132003	544330550003	167552536003	620665432003
000000000000000	044240000002	504312136003	050242640003	041742212003	140246212003	330255412003	330251536003	606764336003	420247366003	330262536003	616643412003	542755412003	430265232003	332770550003	330255412003
	01	70	30	0	90	09	70	100	110	120	130	140	150	160	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 7)

Ę	
MODULE 0	

200270550003	622747366003	564755412003	630766136003	624755412003	626766214003	632766636003	041741412003	163545576003	047015412003	364743012003	167570550003	370764214003	743200000002	047000000002	000000000000
170265632003 20	167553236003 63	167550012003 50	167570550003 63	167551012003 6	167561412003 6.	167547212003 6	167541012003 04	360752012003 10	167561012003 04	743202012003 36	366767432003 16	743215412003 31	656640000002 74	16354C000002 04	00 100001000000
160255412003	340770550003	342747366003	344761012003	346766336003	350766436003	352747366003	354770230003	175567036003	360742076003	330241012003	743212412003	652661012003	330240000000	7777400000002	404000000003
150246412003	613225732003	613213336003	613202076003	613207366003	613200612003	613213736003	613205776003	633401212003	642021012003	167547366003	646667436003	330242C76003	450240000005	161540000002	000000000000
140247366003	544315412003	624670550003	626647366003	632653536003	634647366003	636670550003	640670550003	613207366003	175767236003	362754136003	330241612003	450261012003	654740000002	167740000002	000000000000
120253036003	430247012003	544326032003	544313436003	544330550003	544313636003	544326532003	544326732003	544314036003	047027100003	743230550003	450250012003	650767236003	130240260003	175540000002	000000000000
11027055003	420507366003	430255412003	430270550003	430266214003	430270550003	430255412003	430255412003	430244560003	161571326003	450267332003	644745012003	140247366003	030270550003	7775400000002	05500000000
100265532003	612753136003	420247412003	420262132003	420261412003	420262132003	420270550003	420250412003	420250012003	226771230003	041764214003	167544012003	020254236003	167567532003	660000000000000000000000000000000000000	175740000002
200	210	220	230	240	250	260	270	300	310	320	330	340	350	360	370

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 8)

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet

4
ĸ
ē
ப்
Ţ,
S
0
Ξ.
۳
₹
₫
5

004730510003	340261636003	463207366003	205344412003	175547366003	066063412003	522123012003	615423012003	444077766003	454042640003	464040000002	002740000002	02340000000	000000000000	000000000000	000000000000
540122432003 00	544770510003 34	546121736003 46	113307366603 20	113302076003 13	024075236003 00	002742076003 52	571202076003 6	350275500003 44	041347676003 49	041340000002 40	671200000000 00	340240000002 03	0000000000000000000	0000000000000	0 000000000000
000755412003	267222532003	205570510003	532762036003	534777666003	534777666003	405040366003	665300366003	340277766003	452042340003	462040000002	20000000005	556740000002	000000000000	000000000000	402000000003
267402024003	542115412003	075362632003	410730510003	512545012003	775030710003	340075136003	430275236003	552775400003	041347066003	041340000002	430240000005	5540000000055	000000000000	000000000000	000000000000
340242412003	002744024003	205755412003	775562732003	175670510003	274575232003	276077666003	340277666003	615402340003	450077676003	46004000002	771040000002	023200000002	000000000000	000000000000	000000000000
331647366003	267403012003	000550024003	555415412003	101323032003	175640112003	234070710003	550770710003	611230710003	041347166003	041340000002	041340000002	016100000002	0000000000000	000000000000	000000000000
004721436003	340247366003	041743412003	467420024003	512755412003	101323412003	172075332003	601235232003	542135332003	446077776003	456040000002	4660400000002	713600000002	000000000000	000000000000	000000000000
000170510003	323661536003	267407366003	205544012003	175540064003	274775136003	130040112003	615600364003	002740364003	041347666003	041340000002	041340000002	52210000002	000000000000	000000000000	000000000000
200	210	220	230	240	250	260	270	300	310	320	330	340	350	360	370

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 10)

OR
-
ပ
ш
S
0
ш
\exists
5
9

0	600000000000	£00000000000	000000000000	100000100000	000001000003	0000000003	0000000000000	000012000003
01	£00090000091	000024000003	141516170003	323536370003	525556570003	127576770003	132040530003	336021340003
20	745473000003	616263640003	656667700003	714142430003	444546470003	505122236003	242526270003	303112010003
30	020304050003	060710110003	000000000000	111415160003	173235360003	375255560003	577275760003	771320400003
40	533360210003	347454730003	006162630003	646566670003	707141420003	43445460003	475051220003	232425260003
20	273031120003	010264040003	050607100003	600000000000	101114150003	161732350003	363752550003	565772750003
09	767713200003	405333600003	213474540003	730061620003	636465660003	677071410003	424344450003	464750510003
70	222324250003	262730310003	120102030003	040506070003	000000000000	071011146003	151617320003	353637520003
100	555657720003	757677130003	204053330003	605134740003	54 7300610003	626364650003	666770716003	414243440003
110	454647500003	512223240003	252627300003	311201020003	030405060003	000000000000	060710110003	141516170003
120	323536370003	525556570003	727576770003	132040530003	336021340003	745473000003	616263640003	656667700003
130	714142430003	444546470003	505122230003	242526270003	303112010003	020304050003	600000000000	050607100003
140	111415160003	173235360003	375255560003	577275760003	771320400003	533360210003	347454730003	0006162630003
150	646566670003	707141420003	434445460003	475051226003	23242526C003	273031126603	010203040003	00000000000
160	040506070003	101114150003	161732350003	363752550003	565772750003	767713200003	405333600003	213474540003
170	730061620003	636465660003	677071410003	424344450003	464750510003	222324250003	262730310003	120102030003

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 11)

S
SECTOR
0
MODULE

204053330003	252627300003	567012344003	652765510003	600000000000	016000000003	010000000003	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
757677130003	512223240003	456701234003	100000000000	004551000003	01400000003	531020270003	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
555657720003	454647500003	345670122003	714565000003	476167650003	6000000000000	61606000003	000000000000	0000000000000	00000000000	000000000000	00000000000	000000000000	000000000000	000000000000	40100000003
35363752003	414243440003	234567012003	514624230003	510000000003	00000200000	140000000000	0000000000000	000000000000	000000000000	000000000000	0000000000000	0000000000000	000000000000	000000000000	000000000000
151617320003	666770710003	123456700003	123456700003	714523650003	00010000003	020000000003	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
071011140003	626364650003	012345670003	012345670003	030047510003	130000000003	7400000000003	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
030405060003	547300610003	600000000000	701234566003	00010404000	000013000003	000025000003	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
£000000000000	602134740033	311201020003	670123456003	637122650003	00020000003	60000000000000	0000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	00000000000	000000000000	000000000000
200	012	220	230	240	250	260	270	300	310	320	330	340	350	360	370

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 12)

9	
SECTOR	
0	
MODULE	

66003 364402636003	.66003 544403236003	666003 724403636003	166003 055007666003	100961 000003136001	76003 167547466003	012003 203551012003	1002120000 10092	136001 000000412001	050003 041040336003	766003 565407666003	366003 101303736003	776003 175547466003	012003 075351012003	576003 565431232003
624740566003	644741166003	642741566003	175777766003	. 000007366001	3 26277777603	260240012003	000001676001	. 000030336001	\$ 565404050003	1710177766003	350747366003	112777776003	350740012003	171047676003
330402536003	510403136003	676403536003	161540412003	1009600000000	424707666003	041743736003	10099520000	000011015001	360270432003	513400412003	175540436003	36C247666003	414703736003	351207466C03
620740466003	640741666003	646741466003	036744036003	000004050001	660037766003	000247366003	100911160000	000000000000	340247676003	356770536003	113304050003	201577766003	424647366003	175577776003
274402436003	454403036003	634403436003	163551012003	000005432001	656000412003	067740136003	3>2007666003	000003736001	275747466603	201551012003	510770632003	422740412303	350240536003	065107666003
614740366003	634740766003	652741366003	777762412003	100919100000	151227736003	344004050003	350037766003	100998100000	565437776003	710740012003	414707676003	434730736003	041044020003	175777766003
2404C2334003	420402736003	600463336003	175543736003	000007466001	153611012003	161570032003	201540412003	0000000390001	77104766603	041043736003	340247466003	350551012003	041071032003	434760412003
610740266003	630740666003	650741266003	177541666003	100927776000	137746612003	264747676003	346770136003	1000504020001	565437766003	041047366003	14077777603	175640012003	041047676003	350571136003
07	70	30	4	50	09	70	100	110	120	130	140	150	160	021

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 13)

SECTOR	
MOCULE 0	

00000000000	00000000000	4004000003	000000000000	000000000000	000000000000	00002490000	100960080000	370
000004620001	000005436001	100090900000	000032600001	000011015001	0000000015001	100981360000	0000402000	360
000032132001	00001676001	100997466001	10091116000	000007666001	100991160000	0000000412001	000032236001	350
000011012001	0000000015001	000003736001	100001366001	100965100000	000004020001	000032332001	000001676000	340
000007466001	000037776000	100999100000	000037766001	000000412001	000032436001	000011015001	00000015001	330
00003736001	000001366001	00001436001	000004020001	000032532001	000001676000	000001466001	10091116000	320
000007666001	000037766001	000000412001	000032536000	000011012001	000000015001	100961 600000	1009961366001	310
100966100000	0000402000	000032432001	000001676001	100995100000	100937776000	000007666001	100991160000	300
000000412001	775032336003	567211012003	065300012003	430243736003	775547366003	535461236003	434704050003	270
534572232003	015347676003	534747466003	414737776003	175007666001	551237766003	201540412003	065132136003	260
201751012003	702040012003	434703736003	534547366003	175641136003	101304050003	534772032003	414707676003	250
175547466003	113337776003	775547666003	424077766003	045000412003	771071736003	041351012003	127040012003	240
350243736003	513407366003	362741036003	201544050003	714771632003	041047676003	041047466003	041077776003	230
565407666003	360277766003	340240412003	740771536003	565411012003	771040012003	041343736003	125047366003	220
350240736003	513404050003	360771432003	20154767603	714747466003	041077776003	041047666003	041077766003	210
360240412003	333231336003	201551012003	065100012003	201743736003	565407366003	340240636003	740744050003	200

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 14)

~	
SECTUR	
0	
MODOLE	

041740000002	330240000002	731400000002	330240000002	024740000002	065340000002	201740000002	201749000002	70000000101	167540000002	731200000002	167540000002	264740000002	240240000002	043300000002	731236600003
041	330	731	330	970	990	201	201	101	167	731	167	564	240	043	131
42024000002	16754000002	061200000002	04 70000 60002	416700000002	20314000002	235400000002	561400000002	026740000002	30074000002	3746400000002	304740000002	20134000002	211740000002	430240000002	400640000005
360740000002	266740000002	043300000002	420246666602	73120000000	424700000002	157200000002	1772000002	416700000002	025400000002	330240006C02	731400000002	364740000002	161540000002	167540000002	330240000002
7750000000002	171540060002	43024000002	041746660002	04330000000	040540000000	3461000000002	36610000002	701246666602	1675400000002	1/1540000002	275700000002	20324000005	306746000002	312740000002	00140000005
00520000002	240240000002	167540000002	42024000002	430240000002	015340000002	201140000005	201140000002	372740000002	216140000002	240240000002	04330000000	731200000002	167540000002	731200000002	167540000002
356100000002	211740000002	210140000002	360740000002	700000005191	040740000002	025200000002	325400000002	203540000002	424700000002	343740000002	430240000005	134640000002	310740000002	376640000002	31474000002
354740000002	36200000000	731200000002	16754CC00002	214140000002	024540000002	201100000002	1672000002	611260000002	026540000002	16154000002	167540000002	330240000002	045460006002	330240000002	73140000002
115540000005	420240000002	00564000002	212146000002	7312C0000002	015340000002	203540000002	364100000002	370100000002	103640000002	30674000002	30274000002	00140000002	161540000002	171540000002	36520000002
0	01	20	30	40	20	09	70	100	110	120	130	140	150	091	176

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 15)

~
¥
-
5
_
_
ပ
•
SE
_
S
0
\sim
w
_
=
9
ē
_

000000000000	000000000000	400001000009	000000000000	000000000000	000000000000	000000000000	000000000000	370
000000000000	0000000000000	00000000000	000000000000	000000000000	000000000000	000000000000	000000000000	360
000000000000	000000000000	414000000005	775540000002	002640000002	211740000002	41200000000214	344000000000	350
171540000002	167540000002	73120000000	043300000002	430240000002	420240000002	041740000002	167540000002	340
340740000002	7314000000002	677200000002	043300000000	430240000002	167540000002	336740000002	731200000002	330
330240000002	170240000002	420240060005	065740CC0002	1675400000002	334740000002	731200000002	41064000002	320
33024000002	167540000002	332740000002	7314000000002	633200000002	0433000000002	430240000005	42024000005	310
406740000002	161540000002	167540000002	33074000002	0254000000002	424700000002	026540000002	107640000002	300
10130000000	026740000002	4167000000002	20154000002	370740000002	161540000002	264740000002	20354000005	270
0454000000005	731200000002	404640000005	33024000002	161540000002	264740000002	00140000000	167546600002	. 260
326740000002	7314000000002	537200000002	0433000000002	430240000002	167540000002	324740000002	731200000002	250
376640000002	330240000002	17154000002	26024000002	411740000002	362000000002	420240000002	04174000002	240
420240000002	360740000002	167540000002	32274000002	731200000002	402640000002	330240000002	001400000005	230
171540000002	240240000002	401740000002	424 700CC0002	026540000002	105640000002	101300000002	02674000002	220
416700000002	20154000002	366740000002	167540000002	320740000002	203540000002	73126000002	04330000005	210
430240000005	362000000002	420240000002	041740000002	420240000005	366740000002	167540000002	316740000002	200

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 16)

230747466003	041377442003	465221012003	177761012003	175563250003	306544754003	502747672003	177573636003	430743656003	450770426003	470773702003	510774102003	530774202003	550745436003	611434600003	
465233402003	173042076003	330243276003	047002076003	160755412003	174030136003	420704754003	101307166003	426750176003	446743756003	466747066003	506742340003	526742340003	546742340003	566742340003	160000360003
330242340003	420242340003	647007066603	163547066003	420702346663	306747666003	574570436003	775547136003	424764050003	444770436C03	464747336003	504747066003	524747066003	544747066003	564763250003	500000000003
047007066063	041747066003	161546636003	775746736003	201547066003	175544654003	712007666003	201001066003	230261632063	442770126003	462770110003	502747436003	522747536003	542747636003	562774532003	130116010003
161546436003	550246536003	232763250003	177563260003	115147036003	762777236003	574744654003	030547236003	775015412003	440143756603	460753744003	500763250003	520763250003	540763250003	560755412003	000021632001
226763250003	420263250003	465233532003	775563410003	775563250003	300561034003	175577336003	573416412003	177647466003	436770136003	456750176003	476774032003	516743472003	536774332003	556742056003	000004505000
465233232003	516773232003	744655412003	746003254003	512643254003	774010166003	710770126003	030761534003	113364202003	434761034003	454742340003	474755412003	514755412003	534755412003	554774402003	000011632001
742655412003	161555412003	330247466003	505421412003	750021412003	300742076003	422131612003	175570426003	175765012003	432750166003	452761534003	472742056003	512742056003	532742056003	552765012003	000/5501033
200	210	220	230	240	250	. 260	270	300	310	320	330	340	350	360	370

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 17)

065741236003	065344054003	030547672003	115221000003	161542076003	465402340003	726647066003	756024060003	465203254003	214747466003	420247166003	420254520003	420250166003	330261534003	420247066003	330247466003
340277666003	203741336003	075344554003 (716164010003	702764266003	141210066003	330245536003	261410010003	065321412003 4	465210476603 2	132772176003 4	602747166003 4	041743256003 4	047014326003	720744136003	041373302003
171542646063	501201226003	C3C775336C03	201744130003	011407166503	1009211126590	42CZ6406CC03	420243254003	436261012003	330257012003	420247066003	161546136003	161550176003	161543756003	420247466003	773042340003
1757476/6003	512647672003	420707666003	011206076003	175545636003	430250166003	095746610003	041761412003	167542676003	047007166003	730746036003	216747066003	220764056003	222,754.33600,3	.0657,73102603	420241066003
175547166003	330244554003	175544054003	201120700003	325761534003	420277542603	420243254003	167561012003	210747166003	167546036003	420263250003	465206236003	465211632003	465214026003	350254010003	041746336C03
211777676003	420275236003	275342036003	203756200003	201547066003	724756412003	041761412003	161570336003	465205736003	041747066003	602751632003	734664050003	736655412003	740643756003	161550044003	420263250003
201547666003	041747666003	175741326003	047C37640003	720756136003	171577542003	161561012003	206761012003	72654 7066003	161545736003	360255412003	330255412003	330247466003	330254036003	224750176003	065773232003
716777666003	420244054003	203544472603	432702026003	203561100003	041757612003	204770536003	465202076003	330245636003	212763250003	161577542603	550242340003	041050442003	773061034003	465202340003	550255412003
0	01	20	30	40	90	09	90	001	110	120	130	140	150	091	170

SECTOR 10

MODULE 0

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 18)

Ξ
SECTUR
0
MODULE

552766676003	167575036003	320250720003	310275436003	175750066003	570741036003	556750066003	564776336003	563437666003	041747666003	754741034003	430254230003	756740000002	32024000002	32024000002	32024000002
55276	16757	32025	31027	17575	57074	55675	56477	56343	04174	15474	43025	75674	32024	32024	32024
161565476003	107201410003	5607753C0003	041750720003	167575736003	300250066003	575435736003	563413412003	310253620003	300277666003	777552412003	163546376003	320240000002	560740000002	065740000002	560740000002
550764476003	560362154003	107234700003	300275300003	775750720003	566776036003	31025072003	310276236003	C41774700003	566177640003	261407676003	574777640003	0657400000002	601400000002	607400000002	6074C0000002
752023476003	430261412003	56033520003	562774700003	17557560003	563410720003	510175300003	556747210003	100251620003	575413412003	255412210003	16155221003	515400000002	20324000005	310240000002	31024000002
656034600003	255410720003	430240436003	107235200003	175575536003	310275300003	300274700003	563402154003	556772076003	310276436003	320242154003	572750066003	310276600003	730740000002	041740000002	041740000002
011213610003	320214700003	551410066003	560300536003	123235200003	564774700003	570776100003	310261412003	563411620003	570751010003	560761412003	777003244003	570776500003	31024000002	30024000005	30024000002
0136C1230003	065770776003	310275136003	4.30250066003	560360636003	551435200003	575430676003	56477520003	310271776003	320242154003	575410066003	261210076003	107234600003	760740000002	260740000002	76274000002
0 . 143746276003	163570076003	554753412003	255435136003	430250066003	055000736003	310275200003	300241136003	300275600003	065761412003	310276036003	065107666003	560314310003	30024000005	607460000002	60740000002
	01	70	30	4	20	09	70	100	110	120	130	041	150	160	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 19)

	043740000002	320240000002	764740000002	607400000002	445200000002	7600000000002	555210066003	776774310003	775007676003	10009820000	00032038001	000007166001	160064760003.	£00910000000	000000000000	00000000000
	6074 00000002	560740000002	607400000002	31024000005	203546660002	2414000000005	065134736003	775562632003	611221012003	000021534001	100991010000	00001136001	130007000003	160044760003	531020270003	000000000000
	32024000002	60746000002	31024000000	300240000002	065100000002	31024000005	166750166003	775615412003	560362076003	000027626001	000033410001	00090100000	16000360003	00042000000	050001240003	40020000000
	065740000002	333200000005	300240000002	764740000002	203740000002	073740000002	775542076003	567216012003	430261012003	10095/100000	100701760000	000960010000	000022632001	000000054003	01000000000	000000000000
	607400000002	203540000005	560740000002	607400000002	310240000002	607400000002	100991100000	00997101590	775543276003	000027636001	100910010000	000027220001	000005640001	160070360003	000000000000	000000000000
	31024000005	200000001590	60740000002	31024000002	560740000002	320240000002	100988390000	770747676003	775010166003	000021134001	100017170000	000001666001	000035100001	160065160003	100000000003	000000000000
	16474000002	203140000002	203540000002	560740000002	30024000002	065740000002	7520C7066003	775547666003	601203256003	100999122000	100440010000	000011576001	100991010000	000000000000	160052760003	000000000000
:	60740000002	31024000002	730740000002	30024000002	76474000002	60740000002	607405236003	775013676003	065110176003	100959£10000	00001010000	100990010000	000005016001	20000000003	0000000014003	000000000000
	200	210	220	230	240	250	.260	270	300	310	320	. 330	340	350	360	370

SECTOR 11

MODULE 0

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 20)

21	
SECTOR	
S	
0	
MODULE	

03100000003	02500000003	023000000003	136000000003	172000000003	10600000003	03400000003	160000000003	0370000003	03700000003	600000001000	120041270003	120100270003	120154670003	00000000000	200000000003
020000000003	135000000003	133000000003	127000000003	16300000003	517000000003	00200000000	1 000000000001	02600000003	026000000003	00020000003	120020670003	120075270003	120151270003	00002040003	40000000000
13000000000	12400000003	12200000003	0760000003	0070000003	600010000003	1630000003	111000000003	13600000003	136000000003	00000000000000	120014270003	120072270003	120146670003	120002670003	000000000000
121000000003	075000000003	073000000003	06700000003	01600000003	00100000003	10300000003	03100000003	127000000003	12700000003	00000000000	120011270003	120065270003	120142270003	120000270003	0000000054003
07000000000	00400000003	06200000003	177000000003	10600000003	160000000000	112000000003	00400000003	01600000003	016000000003	00000100000	120005270003	12001510003	120127670003	000000132003	00000000000
061000000003	174000000003	10500000000301	103000000003	117000000003	6000000000000	032000000003	165000000003	06700000003	06700000003	016000000003	120002670003	120057270003	120124670003	070003100003	000000046003
17100000003	10000000003	114000000003	112000000003	0370000003	165000000003	0010000003	10500000003	17766000003	1700000000	10600000003	150032660003	120054270003	120116270003	120020500003	140066210003
100001160000	111000000003	0340000000003	03200000003	0260000003	00200000003	600000000910	11400000003	000000000000000000000000000000000000000	01600000003	1170000000003	000000000000	120047270003	120105270003	12015/670003	000000000000
o [']	01	20	30	4	20	09	02	100	011	120	130	140	150	160	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 21)

12
SECTOR
S
0
JLΕ
JOOL

150032660003	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
.07000500003	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
120016100003	0000000000000	0000000000000	00000000000	000000000000	000000000000	0000000000000	0000000000000	000000000000	0000000000000	0000000000000	000000000000	0000000000000	0000000000000	0000000000000	400100000003
00000000000	000000000000	0000000000000	00000000000	000000000000	0000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000	000000000000	0000000000000	0000000000000	0000000000000
600010000000	000000000000	0000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000	000000000000	0000000000000	0000000000000	000000000000	000000000000	000000000000	000000000000
377000000003	000000000000	0000000000000	0000000000000	0000000000000	000000000000	0000000000000	0000000000000	000000000000	0000000000000	000000000000	000000000000	0000000000000	0000000000000	000000000000	000000000000
511000000003	1500003100031	000000000000	0000000000000	00000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000	0000000000000	0000000000000	0000000000000	000000000000
371000000003	13000700003	0000000000000	00000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	0000000000000	000000000000	00000000000000	000000000000
500	210	220	230	240	250	260	270	300	310	320	330	340	350	360	370

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 22)

SECTOR	
MODULE 0	

130125400003	130166000003	130026200003	130062600003	130121200003	130157600003	130025010003	130066410003	130126410003	130167410003	130040210003	140062210003	501004000003	177777776003	114722350003	52525250003
130116400003	13016200003	130022600003	13005720003	130115200003	130154200003	130021410003	130062410003	130122410003	130163410003	130034210003	160003760003	056601240003	140057610003	046453224003	2525250003
130114600003	13015640003	130016600003	130053600003	130111200003	130150200003	130015410003	130056410003	130116410003	130157410003	130030210003	6000000000000	110005110003	160000560003	2525252603	733773400003
130175660003	130152400003	130013200003	130050200003	130105200003	13014420003	130011410001	130052410003	130111410003	130153410003	130024210003	6000000000000	150002710003	600000000000	525252524003	265026500003
13010700003	130146400003	130007200003	130044600003	130101600003	130140600003	130005410003	130046410003	130105410003	130147410003	130020210003	0000000003003	120020500003	40000000003	362144430003	331033100003
130103000003	130143000003	130003600003	130041200003	130076200003	130135200003	130001410003	130042410003	130101410003	130143410003	130013430003	.160030160003	150032660003	500000000003	107301660003	177777774003
13007740003	130137000003	130000200003	13003560003	130071600003	130131200003	130167200003	130036410003	130075410003	130135410003	130007430003	0100010100010	146057610003	531020270003	25264255C003	3777777603
130074000003	130132600003	130171400003	13003160003	130066200003	13012520003	130163200003	130030410003	130072010003	130132010003	130001210003	130044210003	571165370003	511010050003	20000000003	731530654003
•	10	50	30	70	20	9	02	100	110	120	130	. 140	150	160	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 23)

=
SECTOR
0
MODULE

00000000000	764000000000	400040000003	000000000000	0000000000000	000000000000	000000000000	000000000000	370
00000000000	000000000000	000000000000	200000000000	000000000000	000000000000	000000000000	000000000000	ပ်
000000000000	00000000000	00000000000	000000000000	000025036001	000032020000	000000015001	000025036001	•
000035026001	100910560000	COCCC2034001	000024414001	000024136001	000035156000	000024332001	CCCC04754001	-
10092136001	000024326001	000004654001	000010134001	000024136001	000035056001	000024332001	000004754001	
C00035036001	000024326001	1000594901	100986560000	000037740000	000023736001	000011012001	000010412001	320,
C00032410001	000024214001	000024126001	000022012001	000007566001	000024036001	000023726001	000037766001	
00000000000	000000000000	0000000000000	0000000000000	000000000000	000000000000	00000000000	600010000000	
00000000000	000000000000	000001000000	00000000000	00000400000	00000100000	000002000003	£00000400000	
0000100000	00005000003	0000400000	00010000003	00020000003	00040000003	00100000003	00200000003	
00400000003	010000000000	620000000003	040000000000	100000000003	200000000003	4000000000000	000000000000	
000000000000	000000000000	00000000000	0000000014003	£000000000000	020000000003	000000000000	000002000003	
00000000000	12000270003	765432106003	123456702003	130007430003	775252524003	00252525003	002010042003	
201004220003	0040404003	202020200003	010604102003	214102040003	021042104003	210421042003	052525252003	
125252524003	725252524003	652525252003	0000000000000	525252400003	25252500003	402010200003	004020102003	
404040500003	010101015003	410204140003	020410206003	421042120003	042104212003	111111111003	130001410003	

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 24)

7 7	
SECTOR	
c	
MODOL E	

140021020003	140054050003	13000700003	140135020003	140001220003	140035220003	140071220003	14012522663	140161220003	140043430003	140075430003	140132030003	140035630003	140075630003	100000000003	140012040003
1400	1400	1300	1401	1400	1400	1400	1401	1071	1400	1400	1401	1400	1400	1000	1400
146015420603	146050420003	140104420603	140131420003	140165420003	140031620003	140065620003	140121626003	140155620003	140036430003	146673030003	140125030003	140031630003	140073230003	140136630003	146665440003
140012420003	140045020003	146101020003	140126626603	140162020003	140026220003	140062220003	140116226603	140152226663	146634030003	140076436003	140121430003	146622630663	140070230003	140132630003	140001040003
140007426003	140041420003	140075420003	14012242003	140156420003	14002262003	140054620003	140112620003	140146620003	140031430003	140065036003	140115030003	140011630003	140065630003	140126630003	140163630003
140005050003	1400300003	140072020001	140117020003	140153020003	140017226003	140053220003	140107226603	140143220003	140014430003	140061430003	140112030003	140001230003	140062630C03	140122630003	140157230003
140002020003	140033020003	140066420003	140113420003	140147420003	140013620003	140047620003	140103620003	140137620003	140001050003	140056010003	140107030003	140160030003	140055230003	140116630003	140153630003
140061626603	140030050003	146063626003	140110020003	140144020003	140010250003	140044220003	140100220003	140134220003	1111777776003	140052430003	140164636603	140151430003	140051630063	140112630003	140151630003
140062210003	140024420003	140057420003	1000037300001	140140420603	140004620003	140040620003	140074620003	140130620003	150030260003	146647030003	140101030003	140141030003	140046230003	140106630003	140146630003
0	01	20	. 00	4	20	09	02	100	110	120	130	140	150	160	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 25)

7
~
108
5
SE
S
0
Œ.
1000
5

200	140016440003	140025440003	140032040003	140037040003	140044040003	140051040003	140055440003	140060440003
210	140093040003	140066040003	140071440003	140075040003	14010044001031	146104046603	140107440003	140113040003
220	140116440003	40000000000	040000000003	200000000003	02000000003	01000000003	00400000003	0020000003
230	00100000000	00040000003	€00000002000	000000000000	0000400003	00005000003	00001000003	140014430003
240	17777000003	37777600003	177770000003	470000000003	477770000003	11000000003	43777000003	417770000003
250	40177000003	40377000003	40177000003	40077000003	40037000003	400170CC0003	400010000003	400030000003
260	40001000003	600900000000	100000	100911000099	3000000040003	£000000000000	120000000003	600000000000
270	4600000000000	12000270003	6004000000	125010000003	510000000003	£00000000950	30000000003	0160000000003
300	£000000000090	010220000003	00100000003	132100000003	130000000003	600911000000	1373000003	13734000003
310	13737000003	000000000000000000000000000000000000000	000000000000	000000000000	000000000000	00001000000	00000000000	00004000003
320	£00000100000	16000560003	400000005003	40020000003	2006000003	2004CCC0C003	100000010003	10100000003
330	140001040003	040000000000	042000000003	020000000000000000000000000000000000000	024000000003	010100000003	004040000003	002020100003
340	0120200003	C0101020C003	021010000003	000404040003	440400000003	000000107000	100500000031	000002000003
350	140171230003	2525252003	525252524003	252525250003	150000460003	14016762003	00000000000	000000000000
360	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000	000000000000
370	00000000000	000000000000	000000000000	000000000000	00000000000	400CZ000CCC3	00000000000000000	000000000000

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 26)

15
SECTOR
MODULE 0
2

150104060003	150000460003	150010260003	111111116003	55555554003	150044500003	150116100003	150007300003	150056300003	624300000003	414300000003	514300000003	310300000003	104300000003	534300000003	324300000003
150	150	150	111	555	150	150	150	150		414	514	310	104	534	324
150075060003	150165060003	150007260003	150017260003	4444444003	150040100003	150112100003	150166100003	150047700003	614300000003	714300000003	504300000003	304300000003	014300000003	404300000003	17430000003
150066060003	150156060003	150006260003	150016260003	33333332003	150033100003	150105500003	150162100003	150044300003	15011170003	7043C0000C03	474300000003	274300000003	064300000003	334300000003	164300000003
150057060003	150147060003	150005260003	150015260003	2222222003	200000000003	150101500003	150156100003	15004170003	15010370003	674300000003	464300000003	264300000003	054300000003	214300000003	154300000003
150050060003	150140060003	150004260003	150014260003	1111111112003	150140110003	150075500003	150152500003	150034700003	150101300003	664300000003	454300000003	25430000003	04430000000	204300000003	14430000003
150041060003	150131060003	150000260003	150013260003	000000000000	150147510003	150070100003	150150500003	150030300003	150070700003	654300000003	444300000003	244300000003	03430000003	134300000003	00430000003
150032060003	150122060003	150174060003	150012260003	15007210003	111111114603	15006250003	150143100003	150023300003	150006300003	6443C000C003	43430000000	2343C0000003	0243CC000003	124300000003	7343C0000003
150023060003	150113060003	150173060003	150011260003	000000000000	66666666003	150052100003	150121500003	150014700003	150062300003	63430000003	424300000003	140 224366600003	01430000003	114300000003	6043C0C00003
•	01	70	30	9	20	9	70	001	110	120	130	140	1 50	091	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 27)

_	
g	
=	
J	
<i>i</i> ,	
_	
ш	
SE	
•	
_	
0	
LAI	
-	
_	
ğ	
ಠ	
=	

000026202003	000037400001	400010000003	000054402003	000131002003	4000000004003	400000000000	000002400003	370
000002260003	000002466003	110000110003	16000560003	150000310003	525300000003	725300000003	20532000003	360
005320000003	00102000003	000000010003	000000014003	612020000003	0000001100003	150000300003	00000000000	350
000000000000	150130110003	174300000003	411111140003	160300000003	2444444003	12222222003	17030000003	340
411111114003	400000000000	00470000003	0000001100003	000007700003	774300000003	0077C000003	120016100003	330
130007000003	140066210003	00002000003	00004000003	000010000003	000000001000	00000400000	00020000003	320
000002000003	00040000003	600001000000	00100000000	00000400000	00200000003	00000000000	00400000000	310
00000100000	010000000003	000000040003	02000000000	000000000000	040000000000	000000000000	100000000000	300
000000000000	150061310003	150051310003	400000116003	000000176003	000001774003	000003774003	£00400000000	270
400001774003	40003774003	110000110003	150002710003	232100000003	226100000003	216100000003	74610000003	260
732100000003	726100000003	716100000003	70210000003	672100000003	666100000003	65610000003	642100000003	250
636100000003	622100000003	612100000003	432100000003	426100000003	416100000003	14610000003	1321000000003	240
126100000003	116100000003	102100000003	07210000003	000000001990	056100000003	04210000003	03610000003	230
022100000003	012100000003	170300000003	164300000003	174300000003	160300000003	1343,00000003	120300000003	220
13030000003	124300000003	7743CC000003	764300000003	754300000003	744300000003	724300000003	57430000003	210
564300000003	5543000000003	544300000003	524300000003	374300000003	364300000003	35430000003	344300000003	200

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 28)

91	
SECTUR	
0	
MOCULE	

123747376003	175545276003	316761032003	112740226003	065127516003	073207040003	253402076003	324406710003	720000236003	270254436003	775740066003	260240000002	223427636003	175007672003	574056510003	100016510000
775021226003	220761026003	201547276003	223427516003	177741036003	203547140003	125750066003	322750066003	027207666003	724740426003	702541036003	102742240603	732761626003	270273714003	775002154003	000001766001
177647276003	323407276003	110767426003	422740236003	102540626003	065105730063	324433236003	201543244603	716314236003	22720066003	775547666003	267201226003	267221526003	134756336003	276261412663	000003244001
672321326003	025662010003	223403376CC3	203545430003	075367516003	203745076003	320747026003	714750076003	430201015063	043300436003	775014536063	043300060003	730561226003	325207666003	136747666003	120911100000
175747076003	440245276003	422742610003	422767436003	102740636003	341401225003	201540660003	223407026CU3	341405366003	430247666003	227200626003	430241236003	065121326003	043333614003	343234136603	100999100000
17561426003	706021626003	102561104003	341405366003	253400476003	323427516003	714747036003	422773316003	323427426003	722554336003	722540060003	730547666003	130761476003	430277666003	043307766003	100460400000
676324012003	7040C74760C3	051005266003	323405276003	424767516003	1032C1236003	2234C76660C3	3414C7C36CC3	253405266003	775540226003	00989001590	726754636003	702540006002	775572336003	430274036003	646052012003
115577600003	057621526003	102743256603	324403316604	117540436003	177541626603	422754436003	323421226003	127747266003	42474CC6C003	722747666003	207541026003	01070000000	207031436003	175556326003	630047676003
C	01	20	30	40	20	09	70	٠١٥٥٠	110	120	130	140	150	160	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 29)

9
SECTUR
o
MCDULE

ñ	100988910000	10095750000	000016326001	000910010000	000003244601	100990010000	100011910000	000037640000
000 00000000000	000	000000024003	600000000000	600000000000	£00000000000	600000000000	000000000000	000000000000
) £000000000000	၁၁	£2020222023	600000000000	£000000000000	000000000000	100000000000000000000000000000000000000	000000000000000000000000000000000000000	600000000000
00 €00000000000000000000000000000000000	30	000000000000	600000000000	000000000000	000000000000	600000000000	6000000000000	600000000000
00 000000000000000000000000000000000000	00	000000000000000000000000000000000000000	600000000000	000000000000	1000000000000	0000000000000	000000000000	000000000000
00 600000000000	00	€000000000000	000000000000	100000000000000000000000000000000000000	000000000000000000000000000000000000000	600000000000	00000000000	€000000000000
00 €00000000000	. 33	£00000000000	000000000000	€000000000000	00000000000	(000000000000	000000000000	€000000000000
00 €000000000000	9	000000000000	600000000000	£000000000000	£ 000000000000	00005000000	004761220003	22,0045510003
COCOCCCO0003 43	. 🕶	434663610003	237146450003	600000000000	0000190000000	636324440003	000000000000	000019520000
2104CCC00003	ၓ	600000000000	000025610003	510500000003	234623610003	430065510003	51465100003	634624450003
230000033002	8	600000000000	600000000000	655151460003	510063460003	244523000003	667151220003	230047610003
00000003722	ဦ	600000000000	000000144003	600001000000	777740036003	000037740003	000037776003	777740000003
0 €00010000000	ŏ	£0000000000000	160142300003	160050260003	000000034003	£00210000000	000000014003	00000400000
1300000003 00	õ	600000000000	400000000003	0000000055003	£00000000000	600900000000	020000000000	040000000003
41000000003 0	0	00000000000	000000000000	000000000000	000000000000	16007747003	16003770003	160127710003
16000120003	_	166177336003	160014140003	160177150003	160000100003	400000400004	160151370003	£00000000105

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 30)

SECTO-8 17	
MCCULE 0	

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 31)

_
~
⋍.
_
104
٠.
J
ı.
SEC
•
0
_
w
_
₹.
۵,
COCL
$\boldsymbol{\neg}$
C

410000000003	210000000003	6,0000000000000000000000000000000000000	276551630003	706145240003	444546470003	323435360003	6454000000002	233047650003	044321260003	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
41 00	2100	010	2769	106	444	323,	645	233(044	0000	000	000	000	000	000
£0000000001£	15000000003	400000000000	073300650003	006143470003	714142430003	141516170003	00000000000	012345670003	0000000000000	0000000000000	000000000000	0000000000000	0000000000000	000000000000	000000000000
210000000012	1100000000	1000000000015	114565000003	C0614343CG03	£\$£6677CCC03	120000003	00000000000	22000000003	005165640003	000000000000	000000000000000000000000000000000000000	000000000000	0000000000000	000000000000	40000200003
110000000003	00000000000000	4,0000000000000000000000000000000000000	514624230003	233047650003	616263640003	00011012390	536073000003	632365510003	220071450003	000000000000	00000000000	000000000000	ووووووووووو	000000000000	00000000000
770000000003	100000000010	410000000000	200000000000	100000001559	63420000003	020304050003	543355400003	706151610003	656765510003	000000000000	0000000000000	000000000000	00000000000	000000000000	000000000000
760000000003	710000000003	3500000000038	100000000000	265171230003	0005243610003	303133010003	757677130003	614300630003	007145230003	7760000000000	0000000000000	2000000000000	0000000000000	0000000000000	000000000000
15000000003	61000000003	31000000003	040000000000	233047650003	630071450003	242526270003.	56577274C003	004663230003	714461430003	150055500003	000000000000000000000000000000000000000	000000000000	0000000000000	0000000000000	000000000000
200 7400000003	5100000003	2500000003	0200000003 04000000000	71226500003	446551710003	505122230003	372052210003	233047650003	C0646563CC03	36115000003	000000000000	000000000000	0000000000000	0000000000000	0000000000000
200	210	220	230	240	250	260	270	300	310	320	330	340	350	360	370

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 32)

0	
SECTOR	
MODULE 1	

000000000000	124246612003	104243012003	152243212003	775545476003	775547366003	775546512003	775546112003	775551650003	175541032003	175740466003	074277676003	330251660003	104243212003	104243612003	000037366001
0000	1242	1042	1522	7755	7755	1755	1755	7755	1755	1751	0742	3302	1042	104	000
000000000000	114277666003	014240536003	034242612003	142277764003	132277776003	172247366003	172242076003	202241032003	777546112003	047003036003	104751012603	775546112003	110742612003	114742212003	100965100000
0000000000000	064242076003	044261352003	042741212003	041745612003	014277766003	C54277776003	054241212003	064246512003	263402076003	407246612003	775543012003	041341336003	775540612003	175542076603	000037666001
000000000000	054240100003	004740436003	775540612003	775545212003	044744212003	050777766003	054740736003	074747366003	441601212003	100741136003	212277666003	212240466003	220242076003	222257130003	000000115001
000000000000	02424000003	061622352003	152252612003	152244612003	775543612003	775551650003	775547366003	175517776003	131741036003	161547366003	074251660003	074243236003	020251012003	104245476003	0000000015001
000000000000	004741410003	131740336003	034243376003	034254612003	132242212003	132240632003	172277776003	202277766003	202247366003	775742076003	102746112003	106777666003	235403012003	112745612003	100001436001
411000610003	167541530003	014240012003	040751012003	014754212003	014240236003	014246112003	054277766003	064251650003	064277776003	163577666003	775541236003	775551650003	327200466003	775545212003	421437666003
00000100000	041746476003	134240236003	775540412003	775553612003	040745530003	046742076003	052751650003	072740732003	016177766003	777751650003	057037666003	212243132003	022303076003	222244612003	222244212003
0	01	20	30	9	20	, 09	20	100	110	120	130	041	150	160	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 33)

PTC ADAPT Self-Test Program Memory Location Contents (Sheet 34) Figure 7-15.

-	SECTOR 1
	MODULE 1

0 00000000000		421001020003	000000000000	000000000000	00000000000	000000000000	000000000000
000000000000	000	047015636003	041777666003	154242212003	004747112603	000277666003	131755736003
047437666003	03	434016036003	775541112003	330277666003	554206536003	775541512003	020537666003
330242112003	33	436677666003	554216236003	775543112003	070277666003	002516336003	041343512003
436656436003	m	554204112003	775577666003	070256536003	C14504512C03	576537666003	000256636003
330277666003	m	554204636003	775542212003	074507112003	041377666003	330256736003	440640512003
775557036C03	-	030241112003	076537666003	010502016003	C64501512003	054537666003	034517136003
274537666003		131757236003	175603112003	041777666003	074257336C03	070243512C03	330277666003
775544112003		276537666003	041357436003	330244512003	036677666003	554217536003	775545112003
272562212003		266507112003	256537666003	236500024003	376502076003	276252512003	070277666003
554217636003		775552512003	446537666003	041352564003	330257736003	442652512003	554237666003
120243536003		456512512003	041345476003	330260530003	442642076003	554206612003	175577666003
726513724003		041351112003	330260032003	44266610003	554237666003	775544736003	120253724003
041346632003	_	330266610003	442677666003	554220136003	775553724603	120251112003	444520232003
446277666003	•	606520336003	626513724003	636511112003	526520432003	546526610003	766537666003
646513724003	•	756511112003	406520632003	426526610003	C70277666003	330260736003	554213724003

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 35)

PTC ADAPT Self-Test Program Memory Location Contents (Sheet 36) Figure 7-15.

7	
SECTOR	
ILE 1	
MODUL	

000000000000 00000	12003 000777766003	76003 242247366003	56003 010277776003	76003 777547366003	12003 104642412003	12003 242262632003	32003 167555310003	66003 012777776003	66003 777761412003	66003 254277776003	76003 011547366003	66003 314242012003	12003 242264236003	10003 220264136003	12003 124764436003
000000000000	163543212003	124277776003	006777766003	263437776003	167543212003	010755412003	777763332003	011577766003	220247366003	061117766003	009111116003	004747366003	014747212003	060256510003	26320,7212003
00000000000	775577666003	041777766003	254243212003	242277766C03	177742076003	011542056003	220263014003	112743212003	060277776003	263203212003	163577766003	304243212003	C11564136003	254243244003	022664336C03
000000000000	100742076003	011555310003	314243536003	242255310003	220277666003	106747366003	060261412003	263223436003	175577766003	014663636003	116755310003	274242076003	120761500003	020764236003	175757310003
431001430003	000000000000	061755412003	004777666003	041763132003	060255310003	263237776003	175547366003	012642012003	77755310003	175777666003	775563732003	016755310003	041377766003	175547212003	265203244C03
000000000000	000000000000	254242056003	304255310003	011555412003	254263232003	010677766003	117577776003	175743212003	263415412003	265215310003	063015412003	242264032003	041355520003	777564336003	122664236003
000000000000	000000000000	264247366003	274263014003	102742056003	043763014003	175743212003	263437766003	265202076003	242242056003	114663532003	175542056003	124263014003	041351012003	263416010003	167550212003
000000000000	00000000000	154277776003	002761412003	041347366003	175561412003	265203636003	242255310003	110677666003	242247366003	167563014003	267407366003	014761412003	254242412003	242243244003	777747212003
0	01	50	30	•	20	. 9	70	100	110	120	130	140	150	160	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 37)

060240236003	263202056003	175564636003	026643244003	011564536003	032743244003	136764536003	065765000003	175740000002	263400000002	26520000002	242240000002	15064000002	000000000000	000000000000	000000000000
175560510003	024647212003	77755510003	175764236003	061764510003	314264236003	041366510003	175562710003	265200000000	242240000002	144640000000	242240000002	167540000002	034000000005	000000000000	000000000000
177543244003	175764336003	263421714603	265207612003	163543244003	030747612003	041343244003	177564714003	140640006002	242240000002	167540000002	022740000002	7777400000002	254240000002	000000000000	000000000000
263424236003	265221310003	242262012003	132664536003	134764236003	242264636003	041347212003	263422012003	167540000002	024740000002	777740000002	011540000002	22024000002	067740000002	000000000000	000000000000
242247212003	126643244003	242242056003	167563210003	775550212003	124265210003	254246236003	242247212003	777740000002	011540000002	22024000002	146740000002	060240000002	26320000002	0000000000000	000000000000
242264136003	167547612003	024742056003	777743244003	254247612003	026743244003	041747612003	242264336003	220240000002	142740000002	060240000002	263200000002	175540000002	014640000002	000000000000	000000000000
022760010003	777746236003	011547612003	220264236003	067764636003	264264436003	274240236003	026742056003	060240000002	263200000002	1755400000002	022640000002	777540000002	175740000002	000000000000	000000000000
011543244003	220247212003	130764536003	060247612003	263223710003	041747612003	304265710003	011547612003	254240000002	024640000002	11754CC00002	17574000002	26340000002	26520000002	000000000000	000000000000
200	210	220	230	240	250	260	270	300	310	320	330	340	350	360	370

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 38)

~
SECTUR
_
MOCULE

00000000000	000000000000	046752112003	254242056003	242241700003	777747366003	011540536003	220277776003	236740466003	060251012003	067752612003	264241336003	314252612003	242252112003	220277776003	246740466003
00000000000000	000000000000	264245212003	304252612003	242252112003	220277776003	232740466003	060251012003	732207236003	175543012003	732203376003	041753212003	030754212603	041752112003	060251012003	732207736003
00000000000	00000000000	COC740636CO3	C52742076003	046752112003	066251012003	732267036003	175543012603	C6067551C003	777547666003	175775510003	611540036003	274240236003	C11541336003	254243012003	C60675510003
441002040003	000000000000	011540466003	274253612003	011540636003	254243012003	056675510003	777547666003	175742032003	036037766003	7342076766663	061746466003	304254612003	242740466003	065752612003	175742132003
00000400001	000000000000	061743076003	314254212003	226740466003	043752612003	175740532003	036037766003	734207676003	242241700003	240675610003	163543076003	062753612003	041347536003	175542176003	734207676003
000000000000	000000000000	163547166003	054741536003	041346636003	175543276003	734207676003	242241700003	234675610003	242252112003	167547332003	256747166003	242240136003	041342056003	777547666003	244675610003
00000000000	000000000000	775577666003	242254612003	041342056663	777547666003	230675610003	242252112003	167547132003	060752112003	111141366003	775547436003	124252112003	041342056003	036037766003	167547632003
000000000000	000000000000	224746536003	124241436003	041342056003	036037766003	167546732003	056752112003	177747366003	011542036003	220277776003	254277666003	041745212003	254242056003	242241700003	777747366003
· o	01	50	30	9	20	09	70	100	110	120	130	140	150	160	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 39)

PTC ADAPT Self-Test Program Memory Location Contents (Sheet 40) Figure 7-15.

4
SECTOR
~
HCDUL E

Ö	000000000000	000000000000	0000000000000	0000000000000	10000\$000000	451002650003	0000000000000	0000000000000
03	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000	000000000000	000000000000000000000000000000000000000
20	262752736003	775577666003	161547066003	264753036003	163547166003	061743076003	011540466003	067741316003
90	154253612003	074743436003	314252612003	414742076003	254245212003	626752112003	124243536003	242254212003
40	416752612003	304242056663	254242076003	041746612003	154243636003	066754612003	274252612003	041743036003
50	254253212003	020742056003	264277766003	041377776003	117547366003	777752112003	167540432003	242256410003
9	624677766003	507237776003	777547366003	777752112003	167553532003	242256410003	404677766003	507237776003
70	177547366003	77775211.2003	167560132003	242256410003	402677766603	507237776C03	177547366003	777752112003
100	167560232003	242256410003	272677766003	507237776003	177547366003	.777752112603	167541232003	242256410003
110	010677766003	507237776003	777547366003	777752112003	167541332003	242256410003	041377766003	507237776003
120	117547366003	117752112003	167542132003	242256410003	060677766003	507237776C03	777547366003	117152112003
130	167560332003	242256410003	412677766903	501237176003	772547366003	777752812003	167560432003	242256410003
140	410671766003	501237776003	777547366003	111752112003	167560532003	242256410003	406677766003	501237776003
120	777547366003	777752112003	167543032003.	242256410003	042677766003	501237776603	111547366003	177752112003
160	167556410803	242243376003	026652612003	507202060003	041764360003	167540000002	1542400000002	775540000002
170	46624000002	052240000000	175540000002	266100000002	5716000000002	775546666602	270740000002	1751000000002

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 41)

				***************************************	,	, , , , , , ,		
000000000000	0000000000000	00000000000000	000000000000	0000000000000	00000000000000	000000000000000000000000000000000000000	000000000000	370
000000000000	0000000000000	0000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	360
000000000000	000000000000	000000000000	000000000000	00000000000	000000000000	000000000000	000000000000	350
000000000000	000000000000	00022020202	220202020000	000000000000	000000000000	000000000000	000000000000	340
000000000000	000000000000	000000000000000000000000000000000000000	0000000000000	000000000000	000000000000	000000000000	00000000000	330
000000000000	000000000000	00000000000	000000000000	000000000000	000000000000	000000000000	000000000000	320
000000000000	00000000000	000000000000	000000000000	000000000000	000000000000	000000000000	00000000000	310
000000000000	00000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	300
000000000000	000000000000	432000000002	777540000002	430000000005	22024000002	04700000002	000246660005	270
061740000002	2442400CC002	23424C000002	224240000002	214240000002	17024000002	5712CCCC0002	42664000002	260
330240000002	441240000002	426740000002	427240C0C0002	424740000002	00024000005	06774C0CC002	17554000002	250
05700000000	175740000002	40724C00CC02	422740066002	175540000002	547400000002	521200000002	426360666602	240
440240000002	571600000002	1751000000002	270740C00002	775540000002	571600000002	2661C00CC002	175540000002	230
052240000002	546240000002	77554CCCCC02	5716000000002	1751000000002	270740000002	7755400000002	5716000000002	. 220
266100000002	175540000002	C5224000CC02	52624000002	7755400000002	571600000002	175100000002	270746600002	210
175540000002	5716000000002	26610000002	175540666002	052240000000	50624000002	175540000002	21160000002	200

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 42)

Ç
SECTOR
MOCULE 1

000000000000	0000000000000	440746612003	775544626003	175542212003	666245610003	175562204003	726263134003	447262352003	362102512003	775577666003	362107644003	775577666003	175107644003	044275312003	130421236003
00000	00000	44014	77554	17554	66624	17556	72626	44726	36210	77557	36210	17557	17510	04427	13042
461030060003	000000000000	044261726003	617407672003	052253636003	775543244003	052261726003	775544626003	424761236003	052270312003	617430770003	052256736003	617430760003	356756736003	014777666003	130422352003
01400000000	000000000000	454742076603	C77604654C03·	646250120003	617622136003	706243656003	61 7603756003	447277746603	606250126063	257607644003	666277666003	317614730003	175577666003	447270776603	447262036003
000000000000	000000000000	44726160003	360107236003	775562352003	175137766063	175561736003	175104636003	440750310003	202421352003	360116736003	175570770003	360117004003	617630770003	424757104003	46C777666003
000000000000	000000000000	424742240003	052247666003	617621236003	356746120003	617410120003	356762534003	775543244003	427262036003	052277666003	617616604003	052242512003	354116604003	447242512003	447270760003
000000000000	000000000000	447242410003	606244754003	362122352003	775545420003	151622352003	77553636003	617622336003	440742212003	626270770003	362107666003	706272312003	175547666003	440774312003	422757430003
0000000000	000000000000	775542530003	2C24C4636003	052262036003	617621352003	360122036003	617610620003	362137766003	044262436003	. 175556604003	052242512C03	175577666003	052242512003	175577666003	427257004003
000000000000	000000000000	440146576003	427262534003	626263134003	354122036003	052277740003	354107310003	052244320003	456777666003 · 044262436003	617667666003	646271312003	617630770003	726273312003	61763C770003	440142512003
.0	01	70	30	40	20	09	10	100	110	120	130	140	150	160	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 43)

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 44)

•	
SECTOR	
MODULE 1	

ο.	00000000000	00000000000	00000000000	000000000000	00000000000	00000000000	000000000000	471017470003
10	00000000000	000000000000	000000000000	000000000000	000000000000	00000000000	000000000000	000000000000
20	00000000000	000000000000	000000000000	000000000000	000000000000	000000000000	00000000000	000000000000
30	15774000002	067600000	045000000000	041740000002	203540C00002	410240000002	42024C0CC002	522540000002
9	52454000002	526540000002	53054000002	532540000002	201540000002	C61740C0C002	53454C000005	202740000002
20	536546000002	45470000002	366740000002	113300000002	175540000002	206740000002	101300000002	175640000002
09	206540700003	220140000002	10130000002	175640000002	22054000002	242740000002	10130000002	175640000002
10	242542076003	252777666003	101302212003	175647112003	252577666003	460705036003	536742212003	016247112003
100	540777666003	009104136003	203200512003	212777666003	036244436003	540741112603	065137666003	215202076603
011	212741512003	036277666003	534744436003	371602112003	230277666003	727401036003	440243112003	462337666003
120	201205036003	212743512003	036277666003	230241036003	727464112003	212777666603	036244436003	440244512003
130	462337666003	2012C4736003	536745112003	202737666003	536544736003	534742212003	305607112003	202777666003
140	536545036003	331460512663	536777666003	175201036003	534541112003	C61171666003	522546536003	202741512003
150	016277666003	540746636003	065102112003	325237666003	522744436003	337603112003	411437666003	212744736003
160	376243512003	540777666003	065106736003	345204112003	212777666003	376241036003	041744512003	522577666003
170	061745C36003	524545112003	201437666003	212747036003	204742212003	176247112003	230277666003	727407136003

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 45)

PTC ADAPT Self-Test Program Memory Location Contents (Sheet 46) Figure 7-15.

~
SECTOR
_
MODULE

000000000000	501040100003	000000000000	100001100000	010743244003	542371136003	777562352003	177027436003	215220352003	330271736003	564021352003	175572136003	330261352003	552310512003	154260520003	520762352003
000000000000	000000000000	00000000000	000000000000	157411430003	000117666003	201426536003	154277666003	065126236003	233220352003	777567436003	267220352003	313231436003	330243612003	574740264003	175566536003
000000000000	000000000000	0000000000	000000000000	006003244003	111400226003	157410512003	447262320003	560762352003	065127436003	113420352003	000167436003	065120352003	331232236003	C11561352C03	101310512003
000000000000	000000000000	000000000000	00000000000	131547630003	074257030003	131543612003	552740264003	467266536003	562777666003	220272036003	566022352003	572771336003	065120352003	061772336003	426743612003
000000000000	000000000000	000000000000	000000000000	115630704003	104243244003	000571236003	407262352003	556750512003	775560520003	200262352003	045031136003	467262352003	572766736003	220260352003	456732436003
000000000000	000000000000	000000000000	000000000000	131740226003	044255230003	113220352003	550771436003	775543612003	255200264003	255426536003	271237666003	570766536003	775577666003	200266236003	427220352003
0000000000000	000000000000	000000000000	000000000000	135603256003	041743244003	544126736003	447260352003	C00271536C03	552321352003	247210512003	273620520003	000250512003	255220520003	255422352003	002766736003
000000000000	00000000000	00000000000	000000000000	155740236003	447253230003	000562352003	546771336003	554760352003	330271636003	552303612003	155740264003	554743612003	552300264003	345220536003	131577666003
0	01	20	30	9	20	9	70	100	110	120	130	140	150	160	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 47)

PTC ADAPT Self-Test Program Memory Location Contents (Sheet 48) Figure 7-15.

01	
SECTOR	
-	
MODULE	

17605000C003 377001774003 377776000003	77036CC00003 776003770003 4776C0376003 C0C001774003	760741702003 501005010003 77177CCC0003	741703606003 374170360003 36377CC00003	363146314003 607700000003 747760036003	00000000003	020CC2C00003 037417036003 637700000003	04CC04C00003 077030C00003 1774CCC00003	140
377001774003	776003770003	501005010003	374170360003	60770000003	01760000003			150
176050000003	77036000003	760741702003	741703606003	363146314003	6000000000000		64660460003	140
000000000000	10001000003	120012000003	14001400003	16001600003	002000200003	004000400003	€00009000900	130
010001000010	012001200003	C146014CCC03	016001600003	000200020003	000400040003	00090009000	C010C01CC003	120
001200120003	001400140003	600091009100	000020005003	000040003	00000000000	000100010003	000120012003	011
000140014003	000160016003	17777774603	31777776003	777777776003	577777776003	0010000003	C00002700001	100
147460000003	31714000003	636314630003	47463000003	171440000003	746310000003	714631462003	631463146003	70
125250000003	252500000003	00000000000	501045410003	501034060003	000000000000	377767776003	125202524003	9
252505252003	177700000003	05250000003	125200000003	000017776003	000005252003	000012524003	525252524003	20
2525252003	11171400003	25252400003	52525000003	77740000003	252400000003	525000003	0000400000	9
C00000776003	000000252003	CCCCC00524003	501113460003	501106400003	50106400003	501055400003	501056CCC003	30
511100110003	776000000003	2520000003	52400000003	00377000003	001250000003	00124C000003	002520000003	20
00200000000	00000100000	C02CCC002003	253500000003	21252000003	652520000003	4cc000000003	25252000003	01
52524000003	1117600003	00000000000	00002000003	000152204003	71777776003	511010050003	136667000003	0

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 49)

SECTOR 1	
~	
MODULE	

03 001117776003	600000000000000000000000000000000000000	03 501006020003	03 140000000003	03 004000000003	03 000000000000	000000000000 00	000000000000 00	000000000000 00	000000000000 00	000000000000000000000000000000000000000	000000000000 00	000000000000000000000000000000000000000	000000000000 00	000000000000 00	000000000000 00
7 70000000000 7	501066420003	1000000000001	0009\$10000000	13777776003	000000000000000000000000000000000000000	00000000000	000000000000	00000000000	000000000000	000000000000	000000000000	00000000000	000000000000	000000000000	000000000000
170017776003	501047600003	000000000000000000000000000000000000000	00001460003	53177776003	60000000000	000000000000	000000000000	000000000000	0000000000000	0000000000000	000000000000	000000000000	000000000000	0000000000000	0000000000000
741700CCC003	000003176003	000000000000	000000000000	000000334003	600000000000	000000176003	00000000000	000000000000	00000000000	000000000000	20020000000	00000000000	00000000000	000000000000	000000000000
141777776003	001174006003	000200000003	000000520003	27777777603	€000000000000	0000001100003	0000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
03600000003	036074170003	000000000000	000001240003	000000014003	000000000000	07200000003	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
036077776003	146314630003	0010000003	04000000000	677777776003	600000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	0000000000000	000000000000
52520000003	0011000003	200000000003	00001160003	6000060000000	511006220003	000000000000000000000000000000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	00000000000	000000000000	000000000000
200	210	220	230	240	250	260	270	300	310	320	330	340	350	360	370

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 50)

=	
SECTOR	
MOCULE 1	

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 51)

PTC ADAPT Self-Test Program Memory Location Contents (Sheet 52) Figure 7-15.

174014000003	003 7740140000003	175014000003	103 774014060003	103 774014000003	103 777760000003	17776000003	177560000003	177760000003	103 577760000003	17776000003	177760000003	17772000003	17776000003	303 737760000003	103 7777600000003
774014660603	77401400003	774414000003	774014600003	374614006003	777760000003	7777600000003	1776600003	1177600003	67776000003	177760000003	777770000003	777740000003	777760000003	757760000003	77776CC00003
774C140CC003	77401400003	774214066603	774014000003	574014660003	774C14000003	177760000003	177726660003	77776000003	737760066003	777760000003	777764006603	77776000003	7777600003	1677600003	77776000003
77401400003	774014000003	774114000003	774014066003	674014060003	774014000003	777770000003	777740000003	777760003	757760000003	777760000003	777760000003	777760CC0003	77576000003	773760000003	1117600003
777774000003	774014600003	774054000003	774014000003	734014000003	774014000003	777764000003	11776000003	111160000003	76776000003	777760000003	777760000003	777760000003	77676000003	777760000003	111160000003
11176000003	774004000003	774034000003	774014000003	754014000003	774014000003	177760000003	777760000003	775760000003	77376000003	11176000003	777760000003	777760000003	777360000003	777760000003	377760000003
777760000003	774010000003	774014000003	774614000003	764014000003	774014000003	117760000003	777760000003	776760000003	777760000003	77776000003	7777600000003	77776000003	177560000003	77776 CC00003	577760000003
774014C00003	77401400003	174C14C00003	776014600003	77001400003	774014000003	1111600000003	77776000003	117360000003	11176000003	31776000003	77776000003	11776CC00003	77766000003	77776000003	67776000003
•	9	70	30	\$	8	9	5	001	110	120	130	140	81	160	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 53)

PTC ADAPT Self-Test Program Memory Location Contents (Sheet 54) Figure 7-15.

037600774003	740177776003	740177776003	740175776003	740177776003	742177776003	. £00911111000	000177574003	000177774003	000177774003	000577774003	237600774003	037600734003	037600774003	037640774003	037600774003
0376	1052	1401	7401	7401	1421	1000	1000	1000	1000	5000	2376	0376	0376	0376	0376
00017774003	74017777603	740177376003	740176776003	740177776003	741177776003	400177774003	000177674003	000177774003	000017774000	000377774003	137600774003	037600754003	037600774003	037620774003	037600774003
74017777603	146117774603	740177576603	740177776003	14C117776C03	140511776003	200177774603	COC111734003	600177774003	C00137774C03	C00177774003	0116C0174C03	C37600764003	C37600774003	037610774003	C376007740C3
00002200003	34017777603	740177676003	740177776003	740077776003	740377776003	100177774003	600177754003	00017774003	000157774003	000177774003	020177774003	037600770003	037600774003	037604774003	037600774003
501004000003	54017777603	740177736003	740177776003	740137776003	74017777603	040177774003	000177764003	000177774003	000167774003	000177774003	010177774003	037600774003	037600774603	037602774C03	037600774003
£000000000000	640177776003	740177756003	740177776003	740157776003	740177776003	760177776003	00017770003	000111114003	000173774003	000177774003	004177774003	037600774003	037600374003	037601774003	037600774003
00000000000	700177776003	140117766003	140177776003	740167776003	740177776003	750177776003	000177774003	000111114003	000175774603	000117774003	002177774003	0376C0776003	037600574003	037600774003	037600774003
600000000000	60091777777	74017772003	740177776003	746173776003	740177776003	74417777603	000117774003	100 - 000177374003	000176774003	000111114003	001177774003	4376C0774003	037600674003	037600774003	037700774003
' 0	10	20	30	•	20	9	70	100	110	120	130	140	150	160	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 55)

F
_
_
×
=
ō
Ĕ
5
$\mathbf{}$
ũ
SEC
•,
_
-
_
\rightarrow
ᅙ
0

13777776003	77777766003	7777776003	777767776003	7777776003	76177776003	00000000000	00000400000	00000000000	266400000003	000000000000	000000000000	000000000000	000000000000	00000000000	541077540003
600714009110	וז 2003ייידיייי	17 11777776003	177773776003 77	77777776003 71	773777776003 76	00010000003 00	40000000003	000021000003 CC	000000000003 26	00 000000000000	00 000000000000	00 00000000000	00 000000000000	000000000000000000000000000000000000000	000037700001 54
C27600774003	111111116603	1111111116603	11111511603	711111116003	175111116003	£00000100000	0000000014003	00002200003	£000000000£££	000000000000	000000000000	0000000000000	00000000000000	0000000000000	00000000000
033600774003	77777776003	777777376003	777776776003	111111116003	776777776003	000000015003	00000100000	000000136003	000000200003	111000000003	0000000000000	000000000000	000000000000	0000000000000	000000000000
035600774003	77777774003	177777576003	111111116003	111111116003	111311116003	00000400000	501014260003	000024000003	000000014003	000000450003	000000000000	0000000000000	000000000000	0000000000000	000000000000
036600774003	377777776003	111111616003	77777776003	177677776003	117577776003	0000000054003	501047600003	000000562003	222000000003	044400000003	000000000000	000000000000	000000000000	000000000000	000000000000
1200774003	7777776003	111111136003	111111116003	777737776003	177777776003	0000000000	00000000000	000002300003	00000200003	15540000003	00000000000	000000000000	000000000000	00000000000	000000000000
0372	5111	11	11	7	~	8	ŏ	0	0		0	0	C	. 0	0
037400774003 037	677777776003 577	11 1111156003	17 1111116003	177757776003	77777776003 7	75777776003 00	000001622003 00	0 6000000000000000000000000000000000000	0 600036000000	00000000000	0 000000000000	0 000000000000	0000000000000	0 000000000000	0 00000000000

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 56)

14
SECTOR
-
MODULE

<u>.</u>	000000000000000000000000000000000000000	000000000000	000000000000	00000000000	00000000000	000000000000	00000000000	00000000000
2	000000000000	000000000000	0000000000000	00000000000	000000000000	00000000000	000000000000	00000000000
20	000000000000	00000000000	000000000000	000000000000	000000000000	00000000000	000000000000	000000000000
30	000000000000	00000000000	000000000000	000000000000	000000000000	00000000000	000000000000	000000000000
•	0000000000000	0000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
20		00000000000 00000000000	000000000000	000000000000	000000000000	000000000000	000000000000	00000000000
09	00000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
70	000000000000	0000000000000	000000000000	000000000000	00000000000	00000000000	000000000000	000000000000
. 100	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
110	000000000000	00000000000	000000000000	00000000000	000000000000	00000000000	000000000000	000000000000
120	00000000000	000000000000	000000000000	00000000000	200000000000	000000000000	000000000000	000000000000
130	000000000000	000000000000	000000000000	000000000000	000000000000	00000000000	000000000000	000000000000
140.	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
150	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
160	00000000000	000000000000	000000000000	000000000000	000000000000	000000000000	00000000000	000000000000
170	00000000000	000000000000	000000000000	0000000000000	000000000000	000000000000	000000000000	000037700001

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 57)

200	200 00000000000	000000000000	000000000000	0000000000000	0000000000000	0000000000000	0000000000000	000000000000
210	0000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000
220	000000000000	0000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
230	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
240	0000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	00000000000
250	0000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000	000000000000
260	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000
270	0000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
300	000000000000	0000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000
310	00000000000	000000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	00000000000
320	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000	000000000000
330	000000000000	000000000000	000000000000	000000000000	0000000000000	00000000000	0000000000000	000000000000
340	0000000000000	000000000000000000000000000000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
350	000000000000	0000000000000	000000000000	0000000000000	000000000000	000000000000	000000000000	000000000000
360	000000000000	0000000000000	000000000000	000000000000	000000000000	0000000000000	0000000000000	000000000000
370	00000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	551003550003

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 58)

15	
SECTOR	
-	
MODULE	

	0000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000017700001
300	000000000000	000000000000	000000000000	000000000000	00000000000	000000000000	000000000000	000000000000
000	000000000000	000000000000	000000000000	00000000000	000000000000	00000000000	000000000000	000000000000
03	000000000000	00000000000	000000000000	000000000000	000000000000	0000000000000	000000000000000000000000000000000000000	000000000000
00	000000000000	00000000000	000000000000	000000000000	000000000000	000000000000	00000000000	00000000000
00	0000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
ဝ	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
ខ	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
8	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
. ວິ	00000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
8	00000000000	00000000000	000000000000	000000000000	000000000000	00000000000	000000000000	000000000000
9	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000000000000000000000000000000	000000000000	000000000000
90	0000000000000	0000000000000	000000000000	000000000000	000000000000	00000000000	000000000000	000000000000
၁	000000000000	0000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000
00	000000000000	0000000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000
00	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	561000360003

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 59)

g
_
u
SE
-
ш
ш
_
_
Ē

200	00000000000	0000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000
210	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
220	000000000000	0000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
230	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000	000000000000
240	00000000000	000000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000
250	000000000000	000000000000	000000000000	000000000000	000000000000	00000000000	000000000000	000000000000
260	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
270	000000000000	0000000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000
300	000000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000
310	.000000000000	0000000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000
320	000000000000	0000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
330	00000000000	000000000000	000000000000	0000000000000	000000000000	00000000000000000	000000000000	000000000000
340	00000000000	00000000000	000000000000	000000000000	0000000000000	000000000000	000000000000	00000000000
350	0000000000000	0000000000000	000000000000	000000000000	000000000000	0000000000000	0000000000000	000000000000
360	0000000000000	0000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000	000000000000
370	000000000000	00000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 60)

91	
SECTOR	
_	
MODULE	

000000000000 0	00000000000000000	0000000000000000000	00000000000000000	00000000000000000	00000000000000000	00000000000000000	000000000000000000	000000000000 0	000000000000000000	000000000000000000	000000000000 0	000000000000 0	000000000000 0	000000000000 0
000000000000	000000000000000	000000000000	000000000000	00000000000	00000000000	00000000000	000000000000	000000000000	00000000000	00000000000	000000000000	00000000000	00000000000	00000000000
0000000000000	0000000000000	00000000000	00000000000	00000000000	000000000000	000000000000	000000000000	000000000000	000000000000	00000000000	00000000000	00000000000	000000000000	0000000000000
000000000000	000000000000	000000000000	000000000000	000000000000	00000000000	000000000000	000000000000	00000000000	000000000000	000000000000	000000000000	220200000000	00000000000	000000000000
0000000000000	000000000000	000000000000	000000000000	00000000000	000000000000	000000000000	000000000000	000000000000	000000000000	00000000000	00000000000	000000000000	000000000000	000000000000
000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	00000000000
000000000000000000000000000000000000000	000000000000	000000000000	00000000000	000000000000	00000000000	000000000000	00000000000	000000000000	00000000000	00000000000	000000000000	000000000000	000000000000	0000000000000
2000000000000000	000000000000	000000000000	000000000000	000000000000	00000000000	000000000000	571176770003	000000000000	000000000000	000000000000	00000000000	00000000000	0000000000000	000000000000
0 01	20	30	40	20	9	20	100	110	120	130	140	150	160	1 70

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 61)

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 62)

11	
SECTUR	
MODULE 1	

000000000000	000000000000	000000000000	000000000000	000000000000	00000000000	000000000000	13007400003	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000	000000000000	000000000000	00000000000
000000000000	00000000000	0000000000000	0000000000000	0000000000000	0000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	0000000000000	000000000000	0000000000000	0000000000000	00000000000
000000000000	00000000000	000000000000	0000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	00000000000	000000000000
000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
000000000000	0000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000	000000000000	000000000000	2000000000000	000000000000	000000000000	0000000000000	0000000000000	000000000000
00000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	571165370003	000000000000	0000000000000	000000000000	000000000000	00000000000000	000000000000	000000000000
160003560003	000000000000	000000000000	000000000000	000000000000	000000000000	200002000000	000000000000	130014030003	000000000000	000000000000	000000000000 00000000000000000000000000	00000000000 000000000000	000000000000	000000000000	000000000000
0	01	20	30	0,	20	09	02	100	011	120	130	0 7 1	150	160	170

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 63)

-
•
<u> </u>
_
TOR
·
SEC
_
S
_
w
_
_
≍
_
DOULE

200	000000000000	000000000000	000000000000	000000000000	00000000000	000000000000	0000000000000	000000000000
210	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000	00000000000	000000000000
220	000000000000	000000000000	000000000000	000000000000	00000000000	00000000000	0000000000000	000000000000
230	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000
240	000000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000
250	00000000000	000000000000	0000000000000	0000000000000	0000000000000	000000000000	000000000000	000000000000
260	000000000000	000000000000	000000000000	000000000000	000000000000	00000000000	000000000000	000000000000
270	00000000000	000000000000	000000000000	000000000000	000000000000	00000000000	000000000000	000000000000
300	000000000000	000000000000	000000000000	000000000000	000000000000	00000000000	000000000000	000000000000
310	000000 00000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000	000000000000
320	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	0000000000000
330	00000000000	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	
340	000000000000	000000000000	000000000000	000000000000	000000000000	000000000000	0000000000000	000000000000
350	000000000000	00000000000	177540000002	202740000002	161540000002	C53740000002	163540000002	77740000002
360	200640000002	141200000002	053000000002	000000000000	000000000000	00000000000	00000000000	00000000000
370	000000000000	000000000000000	000000000000	000000000000	000000000000	17600000000002	000000000000	000000000000

Figure 7-15. PTC ADAPT Self-Test Program Memory Location Contents (Sheet 64)

Column	Column Heading	Definition of Column Data
1	IM	Instruction Module
2	IS	Instruction Sector
3	S	Syllable
4	LOC	Location (memory)
5	OP	Operation Code (octal)
6	DM	Data Module
7	DS	Data Sector
8	9	A9 Bit (0 or 1)
9	ADR	Operand Address
10	OCT VAL	Octal Value (constant)
11	LHS	Left Hand Side (symbolic code)
12	OPC	Operation Code (alphabetic)
13	VARIABLE	Data or Operand
14	COMMENT	Description of Operation
15	SEQ NO	Sequence Number of punched card in program listing.

Figure 7-16. PTC ADAPT Test Program Column Information

SECTION VIII

TROUBLE ISOLATION

8-1. SCOPE.

- 8-2. This section describes the basic operations involved in isolating troubles in the PTC. (General trouble isolating procedures keyed to the calibration procedures will be supplied in changes to this manual.)
- 8-3. BASIC TROUBLE SHOOTING PROCEDURE.
- 8-4. ANALYSIS.
- 8-5. When a PTC malfunction is discovered, the pertinent calibration procedures in Section VII should be performed to localize the malfunction to a particular functional unit of the PTC.
- 8-6. When the malfunctioning unit has been determined, analyze its circuits with the aid of the Second Level Logic and Electrical Schematic Diagrams in Section X and the circuit descriptions in Section II. Reference is made from the Second Level Logic Diagrams to the Automated Logic Diagrams (ALD's) by the "LN" numbers of the ALD sheets. The ALD's show the point to point wiring of the gate assemblies; circuit points for testing signal levels can be determined from these diagrams. Reference is also made between the ALD's and the Electrical Schematic Diagrams by "LN" numbers.

NOTE

Descriptions of the format and contents of these types of diagrams are given in Section X. The format of the "LN" numbers is also explained in Section X.

8-7. PROBING GATE ASSEMBLIES.

8-8. Signal levels in the gate assembly circuits can be observed by probing the pins of the SMS card receptacles. (The logic blocks on the ALD's specify the pins used for logic signals and the locations of the cards (and receptacles) in the gate assemblies.)

CAUTION

To prevent damage to the equipment, take care to locate the correct pins while probing a gate assembly.

8-9. Figure 8-1 shows the SMS card receptacle pin arrangement on the wiring side of a gate assembly; the gate assembly is shown in its extended or open position.




Figure 8-1. SMS Card Location and Pin Arrangement in Gate Assemblies V-8-2

8-10. TROUBLE SHOOTING SMS CARDS.

- 8-11. Except for the special printed circuit board assemblies (figure 9-2), SMS cards are considered nonreparable and should be replaced by a new card when a failure occurs. If a special printed circuit board assembly (card) is determined to be faulty, the card should be checked to determine the faulty component. To check the card circuits:
- a. Turn off PTC power.
- b. Pull the card from its receptacle (use SMS Card Puller, IBM part number 6072429, shown on figure 4-4, part A).
- c. Insert Card Extender (IBM part number 6072431, shown on figure 4-3, part C) into the card receptacle.
- d. Insert the card into the Card Extender, and apply power to the PTC.

With the aid of the special card schematic diagrams (figures 10-38 and 10-39) the defective card component can be determined; the card should then be repaired as described in Section IX.

SECTION IX

REPAIR

9-1. SCOPE.

9-2. This section contains (1) lists of replaceable PTC assemblies and parts; (2) descriptions of recommended methods of replacement and repair of these assemblies and parts; (3) a list of materials required to refurbish the PTC exterior surfaces; and (4) a description of recommended methods for refurbishing these surfaces.

WARNING

Hazards to service personnel exist in the following PTC assemblies:

- 1. Interlock and Filter Box Assembly (01B5) Line voltage is present when PTC power is off.
- 2. Memory Arrays (02A4 and 02A5) The memory unit is not connected to the equipment ground when connector J1 is disconnected; potentials of +30 VDC and -28 VDC are present when J1 is disconnected.
- 3. Tape Reader and Tape Spooler Assemblies (03A2 and 03A3) when the assemblies are pulled forward, the motor shafts and belts are exposed.

9-3. REPLACEABLE ASSEMBLIES AND PARTS.

9-4. Figure 9-1 lists the replaceable PTC assemblies. Figures 9-2 through 9-11 list the recommended replaceable parts to be supplied by the International Business Machines Corporation. Figure 9-12 identifies the vendors and their codes as contained in the Federal Supply Code for Manufacturers, Cataloging Handbook H4-1. Reference should be made to the assembly drawings (figures 10-29 through 10-37) when replacing assemblies.

9-5. REPAIR TECHNIQUES.

9-6. The following paragraphs discuss repair techniques applicable to the PTC. Many of the special tools listed and illustrated in Section IV are referenced in these discussions.

9-7. PUSHBUTTON SWITCH ASSEMBLIES.

9-8. As shown on figure 9-13, a pushbutton switch assembly consists of four basic parts: switch, switch housing, light module, and screen. All of these parts and the lamp bulbs within the light modules are replaceable parts, as indicated on figures 9-8 through 9-11.

WARNING

Remove main power from PTC before dismantling any switch assemblies on the control panels.

9-9. The screen of any PTC pushbutton switch can be removed from the switch housing by inserting the arms of the Switch Assembly Extractor (IBM part number 6900020) into the spaces between the sides of the screen and the switch housing until the arms of the extractor engage the openings in the frame which supports the screen; the screen (and its frame) can then be pulled out of the switch housing. When the screen has been removed, the light module can be removed in the same manner. The switch can be removed from its housing by using the Switch Assembly Wrench (IBM part number 6900017) to loosen the nut which holds the switch to its housing.

		·
Reference Designation	Nomenclature	Manufacturer's Vendor Part Number Code
01A1	Plotter Assembly	6900170 14668
01B1	Gate Assembly	Refer to figure 10-2
01B2	Gate Assembly	Refer to figure 10-2
01B3	Gate Assembly	Refer to figure 10-2
01B4	Power Supply Assembly	Refer to figure 9-3
01B5	Interlock and Filter Box Assembly	Refer to figure 9-4
01B6	Resonator Supply Assembly	Refer to figure 9-5
01B7	Power Supply Assembly	Refer to figure 9-6
01B8	Power Supply Assembly	Refer to figure 9-7
02A1	Memory Load and Data Display Panel Assembly	Refer to figure 9-8
02A2	Processor Panel Assembly	Refer to figure 9-9
02A4	Memory Array	6900634 03640
0245	Memory Array	6900633 03640
02B1	Gate Assembly	Refer to figure 10-2
02B2	Gate Assembly	Refer to figure 10-2
02B3	Gate Assembly	Refer to figure 10-2
02B4	Gate Assembly	Refer to figure 10-2
02B5	Gate Assembly	Refer to figure 10-2
02B6	Unused	
02B7	Unused	
02B8	Unused	
03A1	Tape Reader Control Panel Assembly	Refer to figure 9-10
03A2	Tape Reader Assembly	Model 16550 RR-1002B-333

Figure 9-1. PTC Replaceable Assemblies (Sheet 1 of 2)

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
03A3	Tape Spooler Assembly	Model RS-500A	16550
03A4	C. E. Panel Assembly	Refer to figure 9	-11
03A5	Gate Assembly	Refer to figure 10-2	
03A6	Power Supply	Model M36-5-0V	09206
03A7	Power Supply	Model M36-5-0V	09206
03A8	Power Supply	Model M15-10-0V	09206
03A9	Power Supply	Model M15-10-0V	09206
03A10	Power Supply	Model M36-10A-0V	09206
03A11	Power Supply	Model M15-30A-0V	09206
03B1	Cable Entry, AC Outlets	(Not Available)	,
03B2	Gate Assembly	Refer to figure 10	0-2
03B3	Gate Assembly	Refer to figure 10)-2
03B4	Gate Assembly	Refer to figure 10)-2
03B5	Gate Assembly	Refer to figure 10)-2
03B6	Gate Assembly	Refer to figure 10)-2
03B7	Gate Assembly	Refer to figure 10)-2
03B8	Gate Assembly	Refer to figure 10)-2

Figure 9-1. PTC Replaceable Assemblies (Sheet 2)

Vendor Code	Part Number	Nomenclature	Description
03640	6900227	Inhibit Current Control	See figure 10-38

Figure 9-2. Repairable Printed Circuit Board (SMS Card) Assemblies.

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code	
F1	Fan	480991	88360	
Note: Refer to figure 10-29 when replacing parts.				

Figure 9-3. Power Supply Assembly (01B4) Replaceable Parts

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
CB1	Circuit Breaker	6080248	03640
CB2	Circuit Breaker	6081594	
CB3	Circuit Breaker	6080356	
Fl 1 thru Fl 4	Filter	6076162	
K1	Relay	6080429	
K2	Contactor	6050355	
T 1	Transformer	6077905	
X K1	Relay Socket	6080442	

Figure 9-4. Interlock and Filter Box Assembly (01B5) Replaceable Parts

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
NA	Differential Card	370612	88360
NA	Over-Voltage Card	370575	88360

Figure 9-5. Resonator Supply Assembly (01B6) Replaceable Parts

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
F1	Fan	480991	88360
NA	Differential Card	370612	
NA	Differential Card	370613	
NA	Differential Card	370576	

Note: Refer to figure 10-32 when replacing parts.

Figure 9-6. Power Supply Assembly (01B7) Replaceable Parts

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
F1	Fan	480991	88360
NA	Differential Card	370608	1
NA	Differential Card	370613	
NA	Over-Voltage Card	370576	
NA	Over-Voltage Card	370578	

Note: Refer to figure 10-33 when replacing parts.

Figure 9-7. Power Supply Assembly (01B8) Replaceable Parts

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
CR1 thru CR4	Diode	492543	88360
DS1 thru DS76	Lamp	6078990	03640
S1 thru S4	Switch (Light module 6079720)	6078534	
S5 and S6	Switch (Light module 6078420)	6078534	
S7 thru S14	Switch (Light module 6079720)	6078534	
S15	Switch (Light module 6078420)	6078534	
S16 thru S32	Switch (Light module 6079720)	6078534	
S33	Switch (Light module 6079721)	6078534	
S34 thru S59	Switch (Light module 6079722)	6078534	
S60 thru S62	Switch (Light module 6079732)	6078534	
S63	Switch (Light module 6079719)	6078534	
S64	Switch (Light module 6079732)	6078534	
S65	Switch (Light module 6079719)	6078529	
S66	Switch	6035426	
S67	Switch	6035429	
XDS20	Light Module	6079731	
XDS34	Light Module	6079732	
XDS35 and XDS36	Light Module	6079725	
XDS68	Light Module	6079730	

Figure 9-8. Memory Load and Data Display Panel Assembly (02A1) Replaceable Parts (Sheet 1 of 2)

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
XDS70 thru XDS73	Light Module	6079718	
XDS74	Light Module	6079727	
XDS75	Light Module	6079718	03640
XDS77	Light Module	6079732	03640

Notes: Use switch housing part number 6078422 and screen 6078943 for all switches except S66 and S67.

Refer to figure 10-34 when replacing parts.

Figure 9-8. Memory Load and Data Display Panel Assembly (02A1) Replaceable Parts (Sheet 2)

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
CR1 thru CR7	Diode	492543	88360
DS1 thru DS74	Lamp	6078990	03640
S1 and S2	Switch (Light module 6079732)	6078529	
S3	Switch (Light module 6080638)	6078529	
S4	Switch (Light module 6079732)	6078534	1
S5 thru S7	Switch (Light module 6079732)	6078529	
S8 thru S15	Switch (Light module 6080637)	6078534	
. S16	Switch (Light module 6079732)	6078529	
S17	Switch (Light module 6079732)	6078534	
S18 thru S24	Switch (Light module 6080637)	6078534	
S25 and S26	Switch (Light module 6079733)	6078534	
S27	Switch (Light module 6079732)	6078534	
S28	Switch (Light module 6079732)	6078529	
S29 thru S80	Switch	6900674	
S81	Switch	6900229	
S82	Switch (Light module 6079732)	6078534	
S83	Switch (Light module 6079733)	6078534	
S84	Switch (Light module 6079732)	6078534	
S85	- Switch (Light module 6079733)	6078534	

Figure 9-9. Processor Panel Assembly (02A2) Replaceable Parts (Sheet 1 of 2)

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
S86	Switch (Light module 6079730)	6078534	03640
XDS1 thru XDS17	Light Module	6079733	
XDS20	Light Module	6079733	
XDS25 thru XDS33	Light Module	6079731	
XDS34 and XDS35	Light Module	6079725	
XDS36 thru XDS40	Light Module	6080637	
XDS41	Light Module	6079733	
XDS62 thru XDS67	Light Module	6079724	

Notes: Use switch housing part number 6078422 and screen 6078943 for all switches except S29 through S81.

Refer to figure 10-35 when replacing parts.

Figure 9-9. Processor Panel Assembly (02A2) Replaceable Parts (Sheet 2)

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
CR1 thru CR4	Diode	492543	88360
DS1 thru DS22	Lamp	6078990	03640
S1	Switch (Light module 6078918)	6078534	
S2	Switch (Light module 6079719)	6078534	
S3	Switch (Light module 6079719)	6078529	
S4 thru S7	Switch (Light module 6078417)	6078534	
S8	Switch (Light module 6081684)	6078534	
S10·	Switch (Light module 6079730)	6078534	
S11	Switch (Light module 6079719)	6078529	
S12 and S13	Switch (Light module 6079732)	6078529	
S14	Switch (Light module 6079730)	6078534	
S15	Switch (Light module (6079733)	6078534	
S16	Switch (Light module 6079732)	6078529	
S17	Switch (Light module 6079732)	6078534	
S18	Switch (Light module 6079719)	6078534	
S19	Switch (Light module 6079723)	6078529	
S20	Switch (Light module 6079730)	6078529	
S21	Switch (Light module 6079732)	6078529	

Notes: Use switch housing part number 6078422 and screen 6078943 for all switches.

Refer to figure 10-36 when replacing parts.

Figure 9-10. Tape Reader Control Panel Assembly (03A1) Replaceable Parts

Reference Designation	Nomenclature	Manufacturer's Part Number	Vendor Code
CR1 thru CR18	Diode	· 492543	88 36 0
DS1 thru DS54	Lamp	6078990	03640
S2 thru S14	Switch (Light module 6080637)	6078529	
S15	Switch (Light module 6079730)	6078534	
S16	Switch (Light module 6079733)	6078534	
S17	Switch (Light module 6080637)	6078529	
S18	Switch (Light module 6079733)	6078529	,
S19	Switch (Light module 6079732)	6078534	
S20 and S21	Switch	6900198	
S22	Switch	6900199	
S23	Switch	6900198	
S24	Switch	6080558	
XDS1 thru XDS33	Light Module	6080636	
XDS51 thru XDS53	Light Module	6079733	
XDS55 thru XDS61	Light Module	6080636	

Notes: Use switch housing part number 6078422 and screen 6078943 for all switches except S20 through S24.

Refer to figure 10-37 when replacing parts.

Figure 9-11. C. E. Panel Assembly (03A4) Replaceable Parts

Vendor Code	Name	Address
03640	International Business Machines Corp.	Owego, N. Y.
09206	Trygon Electronics, Inc.	Roosevelt, N. Y.
14668	California Computer Products, Inc.	Anaheim, California
16550	Rheem Electronics Corp.	Los Angeles, California
88 360	International Business Machines Corp.	Endicott, N. Y.

Figure 9-12. Vendor Code Cross-Reference




Figure 9-13. Pushbutton Switch Assembly

9-10. WRAPPED CONNECTIONS.

9-11. The wire wrapped connection is a precision pressure junction. A special wrapping tool wraps the stripped end of a wire tightly around the stationary terminal on a gate assembly. The resulting connection is a highly reliable permanent connection because of the high local residual stresses produced in the wire and terminal. Figure 9-14 illustrates a typical wrapped connection. The following paragraphs discuss the processes for using manual tools to wrap and unwrap connections. Recommended tools for wrapped connections are listed on figure 9-15.




Figure 9-14. Wrapped Connection

Tool	Vendor/Part Number	Description
Hand Unwrap Tool	IBM 6072437	See figure 4-3, part O
Hand Wire Wrap Tool	IBM 6072438	See figure 4-3, part G
Wrapping Bit (No. 20)	Keller A-18633	See figure 4-3, part H
Wrapping Bit (No. 22)	Keller A-18632	† , 2
Wrapping Bit (No. 24)	Keller A-26232	
Wrapping Bit (No. 26)	Keller A-27611	
Sleeve (No. 20)	Keller A-18285	See figure 4-3, part I
Sleeve (No. 22, 24)	Keller A-18840	, ,
Sleeve (No. 26)	Keller A-17611-2	

Only nylon-jacketed or semi-rigid PVC (polyvinyl chloride-insulated) wire should be used for re-wiring back panels. Teflon-insulated wire, used in panels produced by automation, is unsuitable for re-wiring in the field due to the difficulty in stripping without damaging the conductor.

- 9-12. WRAPPING. The following procedure indicates the necessary steps in making a wrapped connection.
- a. Select the bit and sleeve for the wire size to be used.

Wire Size AWG	Wrapping Bit	Sleeve	
26	Keller, A-27611	Keller, A-17611-2	
24	Keller, A-26232	Keller, A-18840	
22	Keller, A-18632	Keller, A-18840	
20	Keller, A-18633	Keller, A-18285	

b. Install bit and sleeve in the nose assembly of the wrapping tool (figure 9-16):



Figure 9-16. Wrapping Tool Assembly

- 1. Loosen the collet nut on the nose assembly.
- 2. Insert the wrapping bit into the collet. Rotate the bit while applying slight pressure against the end until it seats itself. (To remove the bit, reverse this process.)
- 3. Place the sleeve over the bit and into the collet. Rotate until sleeve is seated and positioned. Apply slight pressure to the end of the sleeve and tighten collet nut.
- c. Strip 1-3/8 to 1-1/2 inch of insulation from the end of the wire to be wrapped. This will result in about six wraps around the terminal. The completed terminal must have at least five turns of bare wire.

Do not nick or scrape the wire. A nicked wire is subject to breaks that are difficult to detect. Areas where plating is removed will oxidize, causing an unreliable connection.

d. Insert the stripped wire into the small hole of the wrapping bit (figure 9-17, part A) taking care to insert the wire up to the insulation. Do not bend the bare end of the wire; it may be difficult to slide into the bit. If the wire is not inserted in the wrapping bit up to the insulation, a "shiner" (bare wire between insulation and terminal) may result. There should be 1/4 turn to 3/4 turn of insulation at the beginning of each wrap, except for coaxial cable. Coaxial cable insulation should not be wrapped, but it must end no more than 1/16 inch from the terminal.




Figure 9-17. Wrapping Procedure

- e. Hold the wire with the fingers and bend the insulated portion of the lead into the retaining notch in the sleeve (figure 9-17, part B). Use the right or left notch as determined by the direction of the approach (or exit) of the lead. Place the wrapping bit on the terminal. Be sure the terminal is inserted into the bit as far as it will go. Hold the tool in line with the terminal.
- f. Hold the tool on the terminal and squeeze the trigger to wrap the wire on the terminal. The tool will automatically recede as the wire coils on the terminals. Release trigger and remove tool from terminal. The wrapped connection is complete (figure 9-17, part C).

NOTE

If too much pressure is used to push the tool on the terminal, a turn of wire will wrap over a previous turn. If too little pressure is exerted, the adjacent wraps of wire may not touch each other. Maximum separation between individual turns on the terminal must not exceed 0.005 inch, excluding the first and last wrap (figure 9-18).




Figure 9-18. Wrap Spacing

9-13. UNWRAPPING. Wires can be removed from a terminal by using the hand unwrap tool illustrated on figure 9-19. This tool can unwrap both right and left-hand wraps.



Figure 9-19. Unwrap Tool

9-14. Unwrapping is accomplished by catching the tail of the wire with the unwrap point and turning the tool in a direction opposite to that of the wrap. In some cases, it may be necessary to lift the wire tail away from the pin before the wire can be unwrapped. Apply only enough pressure to loosen turns.

CAUTION

An unwrapped wire must never be rewrapped. A new wire must be used as a replacement.

Never slide a termination on a pin because this rounds the sharp corner of the pin and makes subsequent connections unreliable. As you unwrap a wire, see that the first coil does not break off and drop into the panel. This breakage is often caused by the lip of the tool not engaging the tail of the wire. Terminals may be wrapped ten times before replacement is necessary.

- 9-15. WRAPPED CONNECTION QUALITY. Because the connection is destroyed if a wrap is disturbed in any manner, it is difficult to determine if a good quality junction has been made. The most common factors causing poor quality wraps are:
- 1. Incorrect wrapping bit for the wire size in use.
- 2. Worn or damaged wrapping bit.
- 3. Dirty wrapping bit.
- 9-16. A defective wrapped connection may be either too tight or too loose. If the wrap is made too tight, the wire is deformed to such an extent that it becomes brittle. The wire may then break under vibration and handling. A loose wrap will not have sufficient pressure to bond the wire to the terminal.
- 9-17. SMS back panel wires are frequently routed around, but not attached to, an intermediate terminal. If a wire is pulled too tight or excessive pressure is exerted at the point of contact with the intermediate terminal, insulation damage may result, allowing the wire to short to the terminal. This short may be intermittent. When wiring back panels, do not pull wires tightly around intermediate terminals, or allow a wire to rub along a terminal pin.

9-18. CRIMPED CONNECTIONS.

9-19. A crimped connection is a union of two electrical conductors formed by pressure. A crimped connection is usually made with a terminal that has a barrel or trough to accept a short length of wire. The wire is inserted in the terminal, which is then formed to compress and restrict the wire inside the terminal barrel as indicated on figure 9-20. If the correct pressure is applied during the forming process, a homogeneous mass will result in the crimped area.




Figure 9-20. Crimped Connection, Cross Section

- 9-20. The critical factor in making a crimped connection is the extent to which the terminal and conductor are formed. Pressure produced in the process must be high enough to cause a bond between the terminal and conductor materials, yet low enough to prevent embritlement of the formed parts.
- 9-21. RECOMMENDED CRIMPING TOOLS. Recommended crimping tools and their intended applications are listed in figure 9-21.

9-22. AMP tool 59501 is a ratchet crimping tool to be used with 22-24 AWG solid or stranded wire only. The die-set is not replaceable, and no adjustments are provided on the tool.

Crimping Tool	Application	Description
AMP 59501	Used to crimp AWG 22-24 solid or stranded wire.	See figure 4-3, part Q.
Berg HT-3-20	Used to crimp AWG 20 solid or stranded wire to a slip-on terminal.	See figure 4-3, part R.
Berg HT-3-22	Used to crimp AWG 22 solid or stranded wire to a slip-on terminal.	
Berg HT-3-24	Used to crimp AWG 24 solid or stranded wire to a slip-on terminal.	
Bendix 11-7295	Used to crimp size 12, 16, and 20 type connector contacts.	See figure 4-3, part K.

Figure 9-21. Recommended Crimping Tools

9-23. Terminals used with the AMP ratchet tool have a two-section crimping barrel as illustrated in figure 9-22. The tool crimps one section on the conductor and the other section on the insulation. Make certain to insert terminals into the die so that the larger die opening crimps the insulation.




Figure 9-22. Slip-on Connector Terminal

- 9-24. CRIMPED CONNECTION QUALITY. The quality of a crimped connection depends largely on the correct combination of wire, terminal, and tool for each application. The following procedure is recommended for determining the quality of crimped connections:
- a. Visually inspect all completed connections for the following:

Do not use a connection that does not meet these criteria.

- 1. Stripped portion of the wire centrally located under the crimp.
- 2. No deformation of the terminal outside of the crimp area.
- 3. No fractures of the terminal or wire.
- b. Test completed connections having no visual defects as follows:
- 1. Grip the wire between the thumb and forefinger of one hand and the terminal between the thumb and forefinger of the other hand.
- 2. Pull the wire, exerting only enough pressure to make the wire taut. Check for any movement of the wire within the terminal barrel.

NOTE

Wire movement in the terminal barrel can often be heard, but not seen. Such a connection is called a clicker and must not be used.

- 3. Bend the wire about 30 from center and repeat step 2. Bend the wire in the opposite direction about 30 from center and repeat step 2.
- 9-25. SOLDERED CONNECTIONS
- 9-26. The soldering process involves six steps: selection of materials, preparing the soldering iron and tip, preparing the work, heating the work, applying the flux and solder, and cooling.
- 9-27. SELECTION OF MATERIALS. Recommended soldering tools are listed in figure 9-23.

CAUTION

Do not use acid-core solder.

Tool	Vendor/Part No.	Description
Soldering Handle Soldering Tip	Hexacon P25 Hexacon HT248D	See figure 4-3, part E. See figure 4-3, part F.

Figure 9-23. Recommended Soldering Tools

- 9-28. Rosin cored wire solder (conforming to Federal Specification QQ-S-571) is similar to a piece of spaghetti; the hollow center is filled with flux that flows over the work when heated to a moderate temperature (about 300° F). This temperature is below the melting point of the solder (about 360° F). The flux becomes active upon further heating, but prolonged exposure to heat causes it to decompose.
- 9-29. PREPARING THE SOLDERING IRON AND TIP. The soldering iron is used only to transmit heat to the work. Before using the iron, heat it to operating temperature and tin it: wip the tip with a clean cloth or canvas; then apply flux and solder, giving the tip a clean, shiny coat of solder. Tinning is done to insure good heat transfer and to keep the connection area free of contamination. Subsequent accumulation of flux residue and solder dross can be removed in the same manner.
- 9-30. PREPARING THE WORK. The work must be clean. No grease, wax, paint, dust or other foreign material should be present on the surfaces to be soldered. These surfaces should be pretinned. Pretinning is the application of a tin layer of solder over the surfaces of the metals to be joined, using the same process as for tinning the soldering iron tip.
- 9-31. Use extreme care when stripping insulation from wire. The stripping tools should be adjusted so that no metal is removed from the wire during the stripping operation. Cutting the strands in stranded wire reduces the cross-sectional area, which decreases current carrying capacity and presents a mechanically weak spot; a nick in solid wire has much the same effect.
- 9-32. Unless otherwise specified, insulation should be stripped so that not more than 1/8 inch nor less than 1/16 inch of wire will be exposed between the soldered terminal and the insulation (figure 9-24). Leads of an axial lead component should not be formed closer than 1/16 inch from the component body (figure 9-25).
- 9-33. HEATING THE WORK. The joint must be thoroughly heated before applying solder. Efficient heat transfer from the iron to the work depends on the cleanliness of the surfaces and the size of the contact area. A small amount of clean solder on the iron tip will insure effective heat transfer.
- 9-34. Poor solder connections are often the result of insufficient heat. Protect components, but remember that a destroyed component is less expensive than a cold soldered joint that causes intermittent failures.
- 9-35. APPLYING THE FLUX AND SOLDER. The solder should be applied to the work, not to the iron. If the surfaces are clean and are at the correct temperature, flux and solder will flow freely over the surfaces and wet the metal. This wetting action is the basic solder bond. After the solder solidifies, it will remain adhered to the surface and will provide electrical continuity.




Figure 9-24. Terminal Connections




Figure 9-25. Axial Lead Connection

- 9-36. The proper amount of solder is important. The solder bond occurs on the metal surfaces and excessive solder does not improve the joint but can introduce undesirable side effects. Use enough solder to cover the parts to be joined, but leave the outlines visible.
- 9-37. COOLING. Once the solder has been applied, withdraw the soldering iron and allow the joint to cool. Solidification of solder is not instantaneous, and any movement during this time may cause a solder bond of unacceptable quality. Keep the parts perfectly still until the solder is frozen.
- 9-38, VISUAL INSPECTION. A good soldered connection is bright and smooth. The solder feathers out to a thin edge from the main body of solder in the joint. It also approximately outlines the wire and terminal. Figure 9-26 illustrates good soldered connections.
- 9-39, Figure 9-27 illustrates defective soldered connections.




Figure 9-26. Good Soldered Connections




Figure 9-27. Defective Soldered Connections

D. FRACTURED SOLDERED JOINT

C. EXCESSIVELY SOLDERED JOINT

- 9-40. The Cold Soldered Joint (figure 9-27, part A) has a dull, granular appearance. It is caused by insufficient heating, or movement of the work during cooling.
- 9-41. The Rosin Joint (figure 9-27, part B) has a rosin inclusion. Rosin joints can be due to insufficient heat to permit the rosin to be displaced by the solder, or insufficient heat to permit adequate melting of the flux.
- 9-42. The Excessively Soldered Joint (figure 9-27, part C) hides the outline of the joint components with an excessive amount of solder.
- 9-43. The Fractured Soldered Joint (figure 9-27, part D) is one in which small cracks are present. This condition can be due to stress applied before the solder is completely solidified.
- 9-44. SMS CARD REPLACEMENT.
- 9-45. The SMS card puller (IBM 6072429) facilitates insertion or removal of SMS cards from their sockets. Use of this tool reduces the probability of dropping cards and other handling damage. This tool is illustrated on figure 4-3, part A.
- 9-46. In operation, the card puller fits over the edges of an SMS card. When the tool is properly positioned, a tooth on the spring-loaded latch seats in a hole in the card. The card is released by depressing the latch.

Before removing an SMS card, insert IBM punched cards or similar material between the card to be removed and adjacent SMS cards. Damage to SMS cards or components may be eliminated in this manner.

Oil or moisture from the fingers can critically decrease the insulation resistance on the land pattern side of the card. Cards should be carefully handled by the edges only.

- 9-47. When an SMS card is removed from its socket, the card contacts should be cleaned and lubricated before the card is reinstalled if either of the following conditions exists:
- 1. The card contacts are visibly contaminated.
- 2. The card contacts have been handled. If there is any doubt about the contamination of the contacts, clean and relubricate them.

- 9-48. The following cleaning and lubricating procedure insures low contact resistance and reduces wear of the gold-plated contact surfaces. The procedure may be performed any number of times without affecting contact reliability. To clean and lubricate the contacts:
- a. Apply lubricant (IBM part number 6072430) either directly to the contacts or indirectly with a saturated, clean, lint-free cloth or tissue.
- b. Wipe the contacts toward the component section of the card with a cloth or tissue moistened with the lubricant.

Do not allow the lubricant to contact the clear plastic coating on the component portion of the card. The solvents in the lubricant can dissolve the plastic coating, which will act as an insulator if rubbed on the contacts.

- c. Rub the contacts with a clean, dry piece of cloth or tissue until there is no visible trace of the lubricant. The cloth or tissue will darken if further cleaning is necessary. Repeat the procedure from step a if further cleaning is needed.
- 9-49. SMS CARD REPAIR.
- 9-50. Repair of printed circuit cards primarily consists of soldering and unsoldering operations. The specific jobs involved are:
- 1. Removal of defective components.
- 2. Installation of replacement components.
- 3. Joining broken printed conductors.
- 9-51. Care must be taken to avoid damage to the card assembly during the repair process. The card assembly is easily damaged in two ways:
- 1. Heat damage to the card or to components on the card.
- 2. Physical damage.
- 9-52. The card is made of an insulating material that will withstand a dipsolder temperature of about 515° F for 30 seconds. This compares with a minimum solder melting temperature of 361° F and an average soldering iron temperature of 750° F. This means that the soldering iron must contact the card for only a short interval of time. Excessive heat may damage a card in two ways by:
- 1. Destroying the bond between the insulated board and a printed conductor, resulting in a raised conductor;
- 2. Scorching or burning the board.

- 9-53. Excessive heat may also damage components on the card. Semiconductors are especially sensitive to heat. Use of the soldering tools recommended under SOLDERED CONNECTIONS will help avoid heat damage.
- 9-54. Physical damage in the form of a raised conductor is easily inflicted if stress is applied in a direction that ends to separate the conductor from the board (figure 9-28).




Figure 9-28. Stress Applied to Component Leads

- 9-55. COMPONENT REMOVAL. When the leads of the defective component must be saved, use the following procedure to remove the component:
- a. Straighten the component leads that are bent over on the wiring side of the board. Figure 9-29 illustrates a method of using the soldering iron tip as a wedge to prevent pulling the land away from the board. A pair of long-nose pliers may be used on the component side of the card to prevent downward movement of the lead.




Figure 9-29. Component Removal

- b. Heat the component leads and pull them through the holes from the component side of the board.
- 9-56. If the leads of the defective component may be destroyed, use the following removal procedure:
- a. Cut the leads of the defective component as close as possible to the board on the component side of the card. Do not camage the board or adjacent components.

- b. Hold the card in your hand and use a clean, tinned soldering iron to heat the solder connection between the remaining portion of the leads and the conductor pattern.
- c. When the solder starts to flow, rap the hand holding the card on the work surface.
- d. Repeat steps b and c if the solder and piece of lead do not leave the hole.
- 9-57. COMPONENT INSTALLATION. Use the following procedure for installing components on SMS cards.
- a. Insert component leads through the holes in the board. Cut the leads so that about 1/16 inch remains to bend over on the conductor pattern. Bend the leads parallel to the component body and toward each other. Axial lead components, such as resistors, are mounted flush against the surface of the board.

Do not bend leads close to components (see SOLDERED CONNECTIONS for technique). The leads on tantalum capacitors are particularly subject to damage.

- b. Solder the component leads to the conductor pattern. Avoid excessive heat and solder, particularly with transistors and diodes. It is not desirable to fill the hole in the board with solder.
- c. Wash the general area of repair using a typewriter cleaning brush and IBM cleaning fluid (IBM part number 450608). Dry the affected area by wiping with a clean piece of cloth or tissue.
- 9-58. PRINTED CONDUCTOR REPAIR. Two printed conductor defects may be found: broken conductor, or delaminated conductor (raised land).
- 9-59. To repair a broken conductor, solder a 24 AWG solid wire jumper across the break. The wire should overlap the printed conductor at least 1/16 inch on each end. If the break is long, and the possibility of a short exists, use insulated wire stripped on each end.
- 9-60. To repair a delaminated conductor, cut both ends of the loose section at a point where the bond is not broken. After the loose section is removed, repair the conductor using the same method used for a broken conductor.
- 9-61. EXTERIOR SURFACE COATINGS.
- 9-62. Figure 9-30 lists the solvents, reducers, primers and paints needed to refurbish PTC coatings that become chipped, discolored, or otherwise defective.

NOTE

The dark gray, white, and black paints listed in figure 9-30 for the functional areas and panel markings are actually vinyl inks, originally applied by silk screen processes.

9-63. REPAINTING TECHNIQUES.

- 9-64. The following paragraphs indicate the recommended consistencies for the paints and other fluids needed to repair the exterior coatings of the PTC. A fine brush should be used to retouch defective panel markings and any small scratches on the PTC. For repainting areas greater than 1 in. square, the paint should be applied by spraying.
- 9-65. SOLVENTS. The surface to be repainted should be thoroughly cleaned by wiping it with the solvent indicated in figure 9-30. The surface should then be allowed to dry for at least 30 minutes.
- 9-66. PRIMERS. If the coating has been marred so that the metal surface is exposed, a primer coating should be applied before the paint is applied. The primer need not be diluted for brush application; however, for spray application the primer should be diluted with one part reducer to two parts primer. The primer coating should be air dried for at least three minutes before paint is applied.
- 9-67. PAINTS. The paints need not be diluted for brush application; however, for spray application the paint should be diluted with one part reducer to four parts paint. Four or more sprayed coats should be applied, allowing a minimum time of one minute between the application of each coat. For a non-textured finish, these applications are the finish coat; however, for a textured finish these applications are only the first finish coat.

NOTE

The number of paint coats required to adequately repair the defective surface depends on the depth of the defect and the thickness of the original coatings.

- 9-68. If the final surface is to be textured, a second finish coat of paint should be applied after the first finish coat has been air dried. The paint for this second finish coat need not be diluted for brush application; however, for spray application the paint should be diluted with one part reducer to eight parts paint. Five or more sprayed coats should be applied, allowing a minimum time of one minute between the application of each coat. (See note in preceding paragraph.)
- 9-69. TEXTURING AGENT. The texturing agent should not be diluted before being sprayed as a fine mist coat over the second finish coat.

Notes*	Use texturing agent, John L. Armitage Co., M-411.			Used on Dark Gray functional areas.	Used on Light Gray areas.			Used as a filler for engraving.
Paint (Vinyl)*	Deep Charcoal-John L. Armitage Co., U-211.	Light Gray-John L. Armitage Co., U-662S.	Dark Gray-John L. Armitage Co., M-1085.	White-John L. Armitage Co., M-1027.	Black-John L. Armitage Co., M-1035.	Yellow-John L. Armitage Co., U-396.	Sky Blue-John L. Armitage Co., U-333.	White-John L. Armitage Co., M-1027.
Primer*	Charcoal-John L. Armitage Co., P-318	Blue-Gray, John L. Armitage Co., P-350.				Yellow-John L. Armitage Co., P-321.	Blue-John L. Armitage Co., P-300.	
Reducer*	John L. Armitage Co., A-903	John L. Armitage Co., A-903 or M-130.			,	John L. Armitage Co., A-903, or M-130.		
Solvent	Xylene conforming to Federal Specification TT-X-916.				ı	Xylene conforming to Federal Specification TT-X-916.		
Surface	Frame Covers	Feature Strips Control Panels Back- ground	Functional Areas	Panel Markings		Name Plate		

Figure 9-30. Recommended Repainting Materials

*Equivalent materials may be used.

SECTION X

DIAGRAMS

10-1. SCOPE.

- 10-2. This section contains three types of Engineering drawings required for maintenance of the PTC (Electrical Schematic Diagrams, Second Level Logic Diagrams, and Assembly Drawings) as follows:
- Figure 10-7. Filter and Interlock Box Assembly (01B5) Electrical Schematic Diagram (LN 00.03.10.0)
- Figure 10-8. Relay Gate Assembly (03A5) Electrical Schematic Diagram (LN 00. 03. 20. 0 and LN 00. 03. 20. 1)
- Figure 10-9. AC Power Distribution (01 Frame) Diagram (LN 00.03.30.0)
- Figure 10-10. AC Power Distribution (02 and 03 Frames) Diagram (LN 00.03.40.0)
- Figure 10-11. DC Power Distribution (01 Frame) Diagram (LN 00.03.50.0)
- Figure 10-12. DC Power Distribution (02 and 03 Frames) Diagram (LN 00.03.60.0, LN 00.03.60.1, LN 00.03.60.2 and LN 00.03.60.3)
- Figure 10-13. 115 VAC System Flow Diagram (LN 00.03.70.0, LN 00.03.70.1, LN 00.03.70.2 and LN 00.03.70.3)
- Figure 10-14. AC Power Control Signal Flow Diagram (LN 00.03.70.4)
- Figure 10-15. Chassis Ground System Flow Diagram (LN 00.03.71.0)
- Figure 10-16. Bus Bar System Flow Diagram (LN 00.03, 72.0)
- Figure 10-17. +30 VDC System Flow Diagram (LN 00. 03. 73. 0)
- Figure 10-18. +12 VDC System Flow Diagram' (LN 00.03.74.0)
- Figure 10-19. -12 VDC System Flow Diagram (LN 00.03.75.0)
- Figure 10-20. -28 VDC System Flow Diagram (LN 00.03.76.0)
- Figure 10-21. -48, -20, and -6 VDC System Flow Diagram (LN 00.03.77.0)
- Figure 10-22. Relay Cross Reference List
- Figure 10-23. Tape Reader Control Panel Assembly (03A1) Electrical Schematic Diagram (LN 00. 04. 01. 0 and LN 00. 04. 01. 1)
- Figure 10-24. C. E. Panel Assembly (03A4) Electrical Schematic Diagram (LN 00.04.05.0, LN 00.04.05.1 and LN 00.04.05.2)

- Figure 10-25. Memory Load and Data Display Panel Assembly (02A1) Electrical Schematic Diagram (LN 00.04.10.0, LN 00.04.10.1, LN 00.04.10.2 and LN 00.04.10.3)
- Figure 10-26. Processor Display Panel Assembly (02A2) Electrical Schematic Diagram (LN 00.04.15.0 through LN 00.04.15.4)
- Figrue 10-27. Memory AC-DC Power Diagram (LN 00.04.20.1 and 00.04.20.0)
- Figure 10-28. PTC Second Level Logic Diagrams
- Figure 10-29. Power Supply Assembly (01B4) Assembly Drawing
- Figure 10-30. Filter and Interlock Box Assembly (01B5) Assembly Drawing
- Figure 10-31. Resonator Supply Assembly (01B6) Assembly Drawing
- Figure 10-32. Power Supply Assembly (01B7) Assembly Drawing
- Figure 10-33. Power Supply Assembly (01B8) Assembly Drawing
- Figure 10-34. Memory Load and Data Display Panel Assembly (02A1) Assembly Drawing
- Figure 10-35. Processor Display Panel Assembly (02A2) Assembly Drawing
- Figure 10-36. Tape Reader Control Panel Assembly (03A1) Assembly Drawing
- Figure 10-37. C. E. Panel Assembly (03A4) Assembly Drawing
- Figure 10-38. Inhibit Current Control Printed Circuit Board Assembly (6900227)
- Figure 10-39. SDTDL 2. 048 MC Oscillator Printed Circuit Board Assembly (6901352)
- 10-3. Automated Logic Diagrams (ALD's), Circuit Card Location Charts, and Edge Connector Lists are not included in this manual; they are supplied in a set of five volumes entitled SATURN V LTE Programmable Test Controller Automated Logic Diagrams. However, the ALD page format and the contents of the Circuit Card Location Charts and Edge Connector Lists are explained in this section.

10-4. DRAWING REFERENCES.

- 10-5. References are made between and within the Electrical Schematic Diagrams, ALD's, Circuit Card Location Charts, and Edge Connector Lists by an "LN" seven digit number (XX. XX. XX) assigned to each page (or sheet). The LN number indicates the type of drawing as follows:
- 1. Electrical Schematic Diagrams LN 00. 03. XX. X or LN 00. 04. XX. X
- 2. Signal Interface List 04. XX. XX. X
- 3. ALD's, Circuit Card Location Charts and Edge Connector Lists LN 05. XX. XX. X

The digit positions filled here by X's specify the page number sequence.

- 10-6. Figure 10-1 lists the PTC ALD's by logic page (LN) number and page part number. The page part number is used for ordering a specific page. Figure 10-2 lists the Circuit Card Location Charts and figure 10-3 lists the Edge Connector Lists in alpha numeric order by PTC gate assembly. The page part number, page (LN) number and the number of sheets for each gate assembly are given for ordering a specific page or series of pages.
- 10-7. When tracing signals from page-to-page of the ALD's or from pages of the ALD's to the panel assembly electrical schematic diagrams, the LN number is used to locate the origin or destination of the signals. Reference from one page of the ALD's to another page is designated by a 05. XX. XX. X LN number. However when tracing signals between the ALD pages and the panel assembly electrical schematic diagrams, a 04. XX. XX. X LN number is used. This LN number (04. XX. XX. X) references a sheet of the Signal Interface List, figure 10-4. The Signal Interface List gives the origins and destinations of the interface signals. Sheet 1 of figure 10-4 is the table of contents for the remaining sheets and may be used for locating interface signals between assemblies of the PTC.

10-8. SECOND LEVEL LOGIC DIAGRAMS.

- 10-9. Second level logic diagrams are so called because they do not contain the degree of detail found on the automated or "first level" logic diagrams. Second level logic diagrams do not contain such details as pin connection designations, voltage levels, SMS card types, or location of SMS cards in the gate assemblies; all these details are included on the automated logic diagrams.
- 10-10. The second level logic diagrams (figure 10-28) are provided to aid in the logical analysis of the PTC. These diagrams are arranged by PTC functions. Included with these diagrams is the chart of logic symbol definitions (figure 10-28, sheets 1 and 2) which define the logic symbols used in these diagrams. A block diagram (figure 10-28, sheet 3) showing the relationship of the PTC functions is also included.

NOTE

The Logic Symbols listing (located at the end of this Volume) also defines each second level logic symbol and the corresponding ALD symbol.

- 10-11. In the lower left corner of each second level logic diagram except sheets 1, 2, and 3 is a table which lists (by LN number) the ALD pages that are represented on the diagram.
- 10-12. In the upper left corner of each second level diagram except sheets 1, 2, and 3 are tables that list (by sheet number) the origins of the input signals to the sheet and the destinations of the outputs from the sheet; however, common timing signals and signals whose origin or destination is on the Electrical Schematic Diagrams are not listed in these tables.

		1		1	Γ
Logic Page	Page Part	Logic Page	Page Part	Logic Page	Page Part
Number	Number	Number	Number	Number	Number
05. 02. 01. 1	6903405	05. 03. 26. 1	6903458	05. 06. 04. 1	6903203
05. 02. 02. 1	6903406	05. 03. 27. 1	6903459	05. 06. 05. 1	6903204
05. 03. 03. 1	6903407	05. 03. 28. 1	6903460	05. 06. 06. 1	6903205
05. 02. 04. 1	6903408	05. 04. 01. 1	6903746	05. 06. 06. 2	6903372
05. 02. 05. 1	6903409	05. 04. 02. 1	6903747	05. 06. 07. 1	6903206
05. 02. 06. 1	6903410	05. 04. 03. 1	6903748	05. 06. 07. 2	6903373
05. 02. 07. 1	6903411	05, 04, 04, 1	6903749	05. 06. 08. 1	6903207
05. 02. 08. 1	6903412	05, 04, 05, 1	6903750	05. 06. 09. 1	6903208
05. 02. 09. 1	6903413	05. 04. 06. 1	6903751	05. 06. 11. 1	6903210
05. 02. 10. 1	6903414	05. 04. 07. 1	6903752	05. 06. 12. 1	6903211
05. 02. 11. 1	6903415	05. 04. 08. 1	6903753	05. 06. 13. 1	6903212
05. 02. 12. 1	6903416	05. 04. 09. 1	6903754	05. 06. 14. 1	6903213
05. 02. 13. 1	6903417	05. 04. 10. 1	6903755	05. 06. 15. 1	6903214
05. 02. 14. 1	6903418	05. 04. 11. 1	6903756	05. 06. 16. 1	6903215
05. 02. 15. 1	6903419	05. 04. 12. 1	6903757	05. 06. 17. 1	6903216
05. 02. 16. 1	6903420	05, 04, 12, 2	None	05, 06, 18, 1	6903217
50. 02. 17. 1	6903421	05, 04, 12, 3	None	05. 06. 19. 1	6903218
05. 02. 18. 1	6903422	05, 04, 13, 1	6903758	05. 06. 20. 1	6903219
05. 02. 19. 1	6903423	05. 04. 14. 1	6903759	05, 06, 21, 1	6903220
05. 02. 20. 1	6903424	05. 04. 15. 1	6903760	05. 06. 22. 1	6903221
05. 02. 21. 1	6903425	05. 04. 16. 1	6903761	05. 06. 23. 1	6903222
05. 02. 22. 1	6903426	05. 05. 01. 1	6900300	05, 06, 24, 1	6903223
05. 02. 23. 1	6903427	05. 05. 02. 1	6900301	05. 06. 25. 1	6903224
05. 03. 01. 1	6903433	05. 05. 03. 1	6900302	05. 06. 26. 1	6903225
05. 03. 02. 1	6903434	05. 05. 04. 1	6900303	05. 06. 27. 1	6903226
05. 03. 03. 1	6903435	05. 05. 05. 1	6900304	05. 06. 28. 1	6903227
05. 03. 04. 1	6903436	05. 05. 06. 1	6900305	05. 06. 29. 1	6903228
05. 03. 05. 1	6903437	05. 05. 07. 1	6900306	05. 06. 30. 1	6903229
05. 03. 06. 1	6903438	05. 05. 08. 1	6900307	05, 06, 31, 1	6903230
05. 03. 07. 1	6903439	05. 05. 09. 1	6900308	05. 06. 32. 1	6903231
05. 03. 08. 1	6903440	05. 05. 10. 1	6900309	05. 07. 01. 1	6903150
05. 03. 09. 1	6903441	05. 05. 11. 1	6900310	05. 07. 02. 1	6903151
05. 03. 10. 1	6903442	05. 05. 12. 1	6900311	05. 07. 03. 1	6903152
05. 03. 11. 1	6903443	05. 05. 13. 1	6900312	05. 07. 04. 1	6903153
05. 03. 12. 1	6903444	05. 05. 14. 1	6900313	05, 07, 05, 1	6903154
05. 03. 13. 1	6903445	05. 05. 15. 1	6900314	05. 07. 06. 1	6903155
05. 03. 14. 1	6903446	05. 05. 16. 1	6900315	05. 07. 07. 1	6903156
05. 03. 15. 1	6903447	05. 05. 17. 1	6900316	05. 07. 08. 1	6903157
05. 03. 16. 1	6903448	05. 05. 18. 1	6900317	05. 07. 09. 1	6903158
05. 03. 17. 1	6903449	05. 05. 19. 1	6900318	05. 07. 10. 1	6903159
05. 03. 18. 1	6903450	05. 05. 20. 1	6900319	05. 07. 11. 1	6903160
05. 03. 19. 1	6903451	05. 05. 21. 1	6900320	05. 07. 12. 1	6903161
05. 03. 20. 1	6903452	05. 05. 22. 1	6900321	05. 07. 13. 1	6903162
05. 03. 21. 1	6903453	05. 05. 23. 1	6900322	05. 07. 14. 1	6903163
05. 03. 22. 1	6903454	05. 05. 24. 1	7900323	05. 07. 15. 1	6903164
05. 03. 23. 1	6903455	05. 05. 25. 1	6900324	05. 07. 16. 1	6903165
05, 03, 24, 1	6903456	05. 05. 26. 1	6900325	05. 07. 17. 1	6903166
05, 03, 25, 1	6903457	05. 05. 27. 1	6900326	05. 07. 18. 1	6903167
		L			

Figure 10-1. PTC Automated Logic Diagrams (Sheet 1 of 3)

Logic Page	Page Part	Logic Page	Page Part	Logic Page	Page Part
Number	Number	Number	Number	Number	Number
05 07 10 1	6903168	05. 09. 15. 1	6903344	05. 13. 16. 1	6903192
05. 07. 19. 1 05. 07. 20. 1	6903169	05. 09. 16. 1	6903345	05. 13. 17. 1	6903193
		05. 09. 17. 1	6903346	05. 13. 18. 1	6903194
05. 07. 21. 1	6903170	05. 09. 18. 1	6903347	05. 13. 19. 1	6903195
05. 07. 22. 1	6903171	05. 10. 01. 1	6903463	05. 13. 19. 1	6903196
05. 07. 23. 1	6903172	05. 10. 01. 1		05. 13. 20. 1	6903197
05. 07. 24. 1	6903173	05. 10. 02. 1	. 6903464 6903465	05. 13. 21. 1	6903191
05. 07. 25. 1	6903174	05. 10. 03. 1	6903466	05. 13. 22. 1	6903375
05. 07. 26. 1	6903175	05. 10. 04. 1	6903467	05. 14. 01. 1	6903376
05. 07. 27. 1	6903233	05. 10. 05. 1		05. 14. 03. 1	6903377
05. 08. 01. 1	6903475		6903468	05. 14. 03. 1	6903378
05. 08. 02. 1	6903476	05. 10. 07. 1	6903469	05. 14. 04. 1	6903379
05. 08. 02. 2	6903477	05, 10, 08, 1 05, 10, 09, 1	6903470 6903471	05. 14. 05. 1	6903380
05. 08. 03. 1	6903478			05. 14. 00. 1	6903381
05. 08. 04. 1	6903479	05. 10. 10. 1	6903472	05. 14. 07. 1	6903382
05. 08. 05. 1	6903480	05. 10. 11. 1	6903473		6903383
05. 08. 06. 1	6903481	05. 10. 12. 1	6903474 6903725	05. 14. 09. 1	6903384
05. 08. 07. 1	6903482	05. 11. 01. 1		05. 14. 10. 1 05. 14. 11. 1	6903385
05. 08. 08. 1	6903483	05. 11. 02. 1	6903726		6903386
05. 08. 09. 1	6903484	05. 11. 03. 1	6903727	05. 14. 12. 1 05. 13. 13. 1	6903387
05. 08. 10. 1	6903485	05. 11. 04. 1	6903728		6903388
05. 08. 11. 1	6903486	05. 11. 05. 1	6903729	05. 14. 14. 1	6903389
05. 08. 12. 1	6903487	05. 11. 06. 1	6903730	05. 14. 15. 1	6903390
05. 08. 13. 1	6903488	05. 11. 07. 1	6903731	05. 14. 16. 1	6903391
05. 08. 14. 1	6903489	05. 11. 08. 1	6903732	05. 14. 17. 1 05. 14. 18. 1	6903391
05. 08. 15. 1	6903490	05. 11. 09. 1	6903733 6903734	05. 14. 18. 1	6903393
05. 08. 16. 1	6903491	05. 11. 10. 1	6903735	05. 14. 19. 1	6903394
05. 08. 17. 1	6903492 6903493	05. 11. 11. 1 05. 11. 12. 1	6903736	05. 14. 20. 1	6903395
05. 08. 18. 1	6903494	05. 11. 12. 1	, 6903737	05. 14. 21. 1	6903396
05. 08. 19. 1		05. 11. 13. 1	6903738	05. 14. 22. 1	6903397
05. 08. 20. 1	6903496	05. 11. 14. 1	6903739	05. 14. 25. 1	6903350
05. 08. 21. 1	6903497	05. 11. 15. 1	6903740	05. 15. 01. 1	6903351
05. 08. 22. 1	6903498	05. 11. 10. 1	6903741	05. 15. 02. 1	6903352
05. 08. 23. 1	6903499	05. 11. 17. 1	6903177	05. 15. 04. 1	6903353
05. 08. 24. 1	6903330	05. 13. 01. 1	6903178	05. 15. 04. 1	6903354
05. 09. 01. 1		05. 13. 02. 1	6903179	05. 15. 06. 1	6903355
05. 09. 02. 1	6903331	05. 13. 03. 1	6903180	05. 15. 00. 1	6903356
05. 09. 03. 1 05. 09. 04. 1	6903332 6903333		6903181	05. 15. 08. 1	6903357
05. 09. 04. 1	6903334	05. 13. 05. 1 05. 13. 06. 1	6903182	05. 15. 00. 1	6903358
05. 09. 06. 1	6903335	05. 13. 00. 1	6903183	05. 15. 10. 1	6903359
	6903336		6903184	05. 15. 11. 1	6903360
05. 09. 07. 1 05. 09. 08. 1	6903337	05. 13. 08. 1	6903185	05. 15. 11. 1	6903361
05. 09. 08. 1	6903338	05. 13. 09. 1	6903186	05. 15. 12. 1	6903362
05. 09. 09. 1	6903339	05. 13. 10. 1	6903187	05. 15. 13. 1	6903363
05. 09. 10. 1	6903340	05. 13. 11. 1	6903188	05. 15. 14. 1	6903364
05. 09. 11. 1	6903341	05. 13. 12. 1	6903189	05. 15. 16. 1	6903365
05. 09. 12. 1	6903342	05. 13. 14. 1	6903190	05. 15. 17. 1	6903366
05. 09. 13. 1	6903343	05. 13. 14. 1	6903191	05. 15. 17. 1	6903367
1 00. 03. 14. 1	0900040	00, 10, 10, 1	0900191	00. 10. 10. 1	0000001

Figure 10-1. PTC Automated Logic Diagrams (Sheet 2)

Logic Page Number	Page Part Number	Logic Page Number	Page Part Number	Logic Page Number	Page Part Number
05. 15. 19. 1	6903368	05. 20. 04. 1	6900353	05. 26. 06. 1	6903283
05. 15. 20. 1	6903369	05. 20. 05. 1	6900354	05. 26. 07. 1	6903284
05. 15. 21. 1	6903370	05. 20. 06. 1	6900355	05. 26. 08. 1	6903285
05. 15. 22. 1	6903371	05. 20. 07. 1	6900356	05. 26. 09. 1	6903286
05. 16. 01. 1	6903245	05. 20. 08. 1	6900357	05. 27. 01. 1	6903287
05. 16. 02. 1	6903246	05. 20. 09. 1	6900358	05. 27. 02. 1	6903288
05. 16. 03. 1	6903247	05. 20. 10. 1	6900359	05. 27. 03. 1	6903289
05. 16. 04. 1	6903248	05. 20. 11. 1	6900360	05. 27. 04. 1	6903290
05. 16. 05. 1	6903249	05. 20. 12. 1	6900361	05. 27. 05. 1	6903291
05. 16. 06. 1	6903250	05. 20. 13. 1	6900362	05. 27. 06. 1	6903292
05. 16. 07. 1	6903251	05. 20. 14. 1	6900363	05. 27. 07. 1	6903293
05, 16, 08, 1	6903252	05. 20. 15. 1	6900364	05. 27. 08. 1	6903294
05, 16, 09, 1	6903253	05. 20. 16. 1	6900365	05. 27. 09. 1	6903295
05, 16, 10, 1	6903254	05. 20. 17. 1	6900366	05. 27. 10. 1	6903296
05, 16, 11, 1	6903255	05. 20. 18. 1	6900367	05. 27. 11. 1	6903297
05. 16. 12. 1	6903256	05. 20. 19. 1	6900368	05, 27, 12, 1	6903298
05. 16. 13. 1	6903257	05. 20. 20. 1	6900369	05. 27. 13. 1	6903299
05. 16. 14. 1	6903258	05. 20. 21. 1	6900370	05. 27. 14. 1	6903300
05. 16. 15. 1	6903259	05. 20. 22. 1	6900371	05, 27, 15, 1	6903301
05, 16, 16, 1	6903260	05. 20. 23. 1	6900372	05. 27. 16. 1	6903302
05. 16. 17. 1	6903261	05. 20. 24. 1	6900373	05. 27. 17. 1	6903303
05. 16. 18. 1	6903262	05. 26. 01. 1	6903278	05. 28. 01. 1	6903274
05, 16, 19, 1	6903263	05. 26. 02. 1	6903279	05. 28. 02. 1	6903275
05. 20. 01. 1	6900350	05. 26. 03. 1	6903280	05. 28. 03. 1	6903276
05. 20. 02. 1	6900351	05. 26. 04. 1	6903281	05. 28. 04. 1	6903277
05. 20. 03. 1	6900352	05. 26. 05. 1	6903282		
					- +

Figure 10-1. PTC Automated Logic Diagrams (Sheet 3)

Gate Assembly	Page Part Number	''LN'' Number	Number of Sheets
01B1	6900328	05. 09. 00. 1	3
01B2	6900329	05. 10. 00. 1	2
01B3	6900330	05. 11. 00. 1	3
02A4	6903310	05. 26. 00. 1	2
02A5	6903311	05. 27. 00. 1	2
02A6	6903312	05. 28. 00. 1	2
02B1	6900331	05. 05. 00. 1	4
02B2	6900332	05. 06. 00. 1	3
02B3	6900333	05. 07. 00. 1	3
02B4	6900334	05. 08. 00. 1	2
02B5	6900335	05. 20. 00. 1	3
03B2	6900339	05. 02. 00. 1	2
03B3	6900340	05. 03. 00. 1	2
03B4	6900341	05. 04. 00. 1	2
03B5	6900342	05. 16. 00. 1	3
03B6	6900343	05. 15. 00. 1	2
03B7	6900344	05. 14. 00. 1	3
03B8	6900345	05, 13, 00, 1	1

Figure 10-2. PTC Circuit Card Location Charts

Gate Assembly	Page Part Number	"LN" Number	Number of Sheets
01B1	6900375	05. 09. 00. 2	3
01B2	6900376	05. 10. 00. 2	1
01B3	6900377	05. 11. 00. 2	2
02A4	6903313	05, 26, 00, 2	4
02A5	6903314	05. 27. 00. 2	3
02A6	6903315	05, 28, 00, 2	1
02B1	6900378	05. 05. 00. 2	4
02B2	6900379	05. 06. 00. 2	4
02B3	6900380	05. 07. 00. 2	4
02B4	6900381	05. 08. 00. 2	4
02B5	6900382	05. 20. 00. 2	3
03B2	6900386	05. 02. 00. 2	3
03B3	6900387	05. 03. 00. 2	5
03B4	6900388	05. 04. 00. 2	4
03B5	6900389	05. 16. 00. 2	4
03B6	6900390	05. 15. 00. 2	3
03B7	6900391	05. 14. 00. 2	4
03B8	6900392	05. 13. 00. 2	4

Figure 10-3. PTC Edge Connector Lists

- 10-13. AUTOMATED LOGIC DIAGRAMS (ALD's).
- 10-14. PAGE LAYOUT. Each ALD page contains page identification, edge information, logic blocks, connecting lines, and an area for comments. Figure 10-5 shows a typical logic page. Each page has a possible logic format of five blocks wide and nine blocks long, so logic blocks can occupy any of 45 possible positions.
- 10-15. PAGE IDENTIFICATION. As shown on figure 10-5, the following information appears at the top of each logic diagram page:
- a. Page part number (1), used for ordering a specific page or series of pages.
- b. Title (2), a description of the logic contained on the page.
- c. Equipment name or code number (3).
- d. Logic page (LN) number (4), a seven-digit number (05. xx. xx. x) assigned to the page. (Refer to paragraph 10-5 for the explanation of the seven digits in the LN number.)
- 10-16. SIGNAL LINES. All lines entering or leaving a logic page are labeled to correspond to the labeling on the logic page to which they interconnect. Lines enter on the left side of the page and leave on the right side of the page. If a line leaves a page and goes to several locations on another page, the line is usually distributed on the destination page and not the origin page. If a line leaves a page and goes to several other pages, it is shown as a branched line on the origin page.
- 10-17. EDGE INFORMATION. Data shown at the extreme left and extreme right of each page are called edge information. Edge information includes names of input and output signals, and numbers of the logic pages on which these signals also appear. The first line (and second line, if necessary) contains the signal name. The last line lists the number of the logic page on which the signal appears again. The logic page number is directly opposite the signal line.
- 10-18. EDGE CONNECTORS. When a signal or service wire enters or leaves a gate assembly, it may be routed through an edge connector. An edge connector is a modified SMS card whose contacts lead to an inter-chassis cable instead of to a printed circuit. An edge connector plugs into an SMS card receptacle exactly like a standard SMS card. An edge connector is so called because it is usually plugged into a receptacle near one edge of a gate assembly.
- 10-19. On ALD pages, a signal line connected to an edge connector is indicated by an asterisk or lozenger and a number or letter combination (for example, *2, *C, $\square \perp$, $\square F$, $\perp \square$, etc) located on the entry or exit line. This notation refers to an entry in the table of edge connector locations and pin letters near the bottom of the ALD page.
- 10-20. Edge connector locations and pin letters are given in the standard SMS card location code. (See figure 10-5.) For example, * \bot -- 0 \bot A8A25A indicates that the signal line designated * \bot (in the upper left corner of figure 10-5) is routed through the edge connector in frame 0 \bot , gate assembly A8, column A, position 25, via pin A, of this edge connector.

- h. Logic Block Location. Each ALD page is composed on a grid containing seven columns (designated 1 through 7, left to right) and nine rows A through H and J, top to bottom). A logic block may occupy any of the 45 locations in columns 2 through 6 (columns 1 and 7 are reserved for edge information); each location is designated by a two-character code designating the column and row.
- 10-22. COMMENTS. An area (5 on figure 10-5) at the bottom of each ALD page is reserved for comments. These comments usually indicate the designer(s) and the dates an numbers of the revisions that have been made to this ALD page.
- 10-23. CIRCUIT CARD LOCATION CHARTS.
- 10-24. The circuit card location charts (included with the ALD's) designate the SMS card (by type and IBM part number) used in each card location on the gate assemblies. These charts also indicate the total number of block configurations for that card and the ALD page(s) on which a logic block representing a circuit on that card is shown; each page entry indicates one logic block printed on that page.
- 10-25. EDGE CONNECTOR LISTS.
- 10-26. The edge connector lists (included with the ALD's) list the edge connectors for each SMS gate assembly, the signal present on each edge connector pin, and the ALD page (by LN number) on which the edge connector pin and signal are shown.
- 10-27. ASSEMBLY DRAWINGS.
- 10-28. The assembly drawings are provided to aid in the location of replaceable parts. Only the assembly drawings that are required for part replacement are included in this section.

NOTE

Many assembly drawings contain notes referring to IBM specifications; these notes are for manufacturing purposes only and should be disregarded for maintenance purposes.

TABLE OF CONTENTS SIGNAL INTERFACE, PTC

LOGIC SHEET	TITLE	PAGE
04. 00. 01. 0	CE PANEL to MEMORY	2
04.02.01.0	ML & DD PANEL to 03B2 ML & DD PANEL to 03B3 ML & DD PANEL to 03B3, TR PANEL to 03B3	3
04.03.01.0	ML & DD PANEL to 03B3	4
04. 03. 02. 0	ML & DD PANEL to 03B3. TR PANEL to 03B3	4 5 6
04. 04. 01. 0	UJB4 to 1, U and PROCESSOR PANEL	6
04.04.02.0	03B4 to CE PANEL 01 to 02 FRAME	7
	01 to 02 FRAME	. 8
04.05.02. 0	01B1 to 02A4	- 9
04.06.01.0	02 FRAME to 01 FRAME and ADAPT I/O 01 to 02 FRAME and CE PANEL 02B3 to MEMORY	10
04.07.01.0	01 to 02 FRAME and CE PANEL	11
04.07.02.0	02B3 to MEMORY	12
04.08.01.0	ADAPT I/O to 02B4 ADAPT I/O to 02B4	13
04.08.02.0	ADAPT I/O to 02B4	14
04. 08. 93. 0	ADAPT I/O to 02B4	15
04.08.04.0	ADAPT 1.0 to 0284	16
04.08.05.0	01 to 02 FRAME	17
04.09.01.0	TYPEWRITER to 01B1	18
04.09.02.0	CPU to 01B1	19
04. 09. 03. 0	01B1 to SLFCK CONN 01B1 to SLFCK CONN	20
04. 09. 04. 0	01B1 to SLFCK CONN	21
04. 03. 05. 0	01B1 to SLFCK CONN	22
04. 09. 06. 0	01B1 to SLFCK CONN	23
04. 09. 07. 0	01B1 to SLFCK CONN	24
04. 10. 01. 0	PLOTTER to 01B2	25
04. 10. 02. 0	CPU to 01B2	2 6
04. 11. 01. 0	01B3 to 1443 PRINTER	27
04. 11. 02. 0 ·	01 to 02 FRAME	28
04. 13. 01. 0	CE PANEL to 03B8	29
04. 13. 03. 0	PROC. PANEL to 03B8 PROC. PANEL to 03B8	30
04. 13. 04. 6	PROC. PANEL to 03B8	31
04. 13. 05. 0	03B8 to ADAPT I/O	3 2
04. 13. 06. 0	01 to 02 FRAME	33
04. 14. 01. 0 04. 15. 01. 0	ML & DD, CE, TR PANELS to 03B7 ML & DD PANEL to 03B6, TR PANEL to 03B6	34
	ML & DD PANEL to 03B6, TR PANEL to 03B6	35
04. 15. 02. 0	03B6 to CE PANEL	36
04. 16. 01. 0	03B5 to ML & DD PANEL	37
04. 16. 02. 0	03B5 to ML & DD PANEL	38
04.20.01.0	PROC. PANEL to 02B5	39
04, 20, 02, 0	PROC. PANEL to 02B5 ADAPT I/O to 02B5	40
04, 20, 03, 0		41
04.26.01.0	02A4 to MEMORY DIODE BD	42
04. 26. 02. 0 04. 26. 03. 0	02A4 to MEMORY DIODE BD	43
04, 26, 04, 0	02A4 to MEMORY DIODE BD 02A4 to MEMORY DIODE BD	44 45
04. 26. 05. 0	02A4 to 02B1	45 46
04. 27. 01. 0	02A3 to 02A5	47
04. 27. 02. 0	02A3 to 02A3	48
04. 27. 03. 0	02A5 to CE PANEL	49
94. 27. 04. 0	02A5 to 02B3	50
04. 28. 01. 0	02A6 to 02A3	- 51
04. 28. 02. 0	02A6 to MEMORY	52
		~-

6900505-REL (66118KR)

TABLE OF CONTENTS

Figure 10-4. Signal Interface List (Sheet 1 of 52)

	FROM			то	REFERENCE
PLUG	MATE	LOGIC SHEET	SIGNAL NAME	PLUG MATE	LOGIC SHEET
03P18- b	J2- b	00. 04. 05. 1	MBR SW 1	02 P10- j 02 A 3 J2- j	05. 27. 05. 1
1 2	}	1 1	}	l k į k	05. 27. 05. 1
X) X	1 1] 3]	m m	05. 27. 06. 1
V	V		4	n n	05. 27. 06. 1
T	Т	1 1	5	· p p	05. 27. 07. 1
R	R		6	lala	05. 27. 07. 1
l N	N		7	r r	05. 27. 08. 1
lli	l L		8	8 8	05. 27. 08. 1
J			9	t ' t	05. 27. 09. 1
llG	lig .	1 .	10	uu	05. 27. 09. 1
) E	E			7 V	05. 27. 10. 1
1 1 c	C	1 1	12	w w	05. 27. 10. 1
l Ā	l l Ă	1 1	l 13 i	x x	05. 27. 11. 1
l ä	d	i I	PAR	yyy	05. 27. 11. 1
1 1 1	1 1 1	1 1 !	SPARE	EE EE	1
1 1	1 1		· 1 ·	FF FF	·]
m	m	[[GG GG	
الله الله	m		<u> </u>	нн нн	L
, — "	"				1 1
		<u> </u>	<u> </u>	<u> </u>	}

LN 04.00.01.0

FR	OM		·		
EDGE CONN.	LOGIC SHEET	SIGNAL NAME	VIA	LOGIC SHEET	PLUG
03h2 D01-A B C D E F G H	05. 02. 01. 1 05. 02. 02. 1 05. 02. 03. 1 05. 02. 04. 1 05. 02. 05. 1	CETRS IND CEHOPCI IND CESS MBR IND CESER IND CEAI3 IND CESS MSC IND CEDOAC IND CEBR14 IND	02J6- t W V V U X Z AA	00. 04. 10. 0	P3 t w y v u x z AA
03R2 D01-K	05. 02. 06. 1 05. 02. 23. 1	TRCP ERR IND SS MDR SYLO IND SS MDR SYLI IND SS MDR ISI IND SS MDR IS2 IND SS MDR IS3 SS MDR IS4 IND	02J6- s A B C D E	00.04.10.0	P3 s A B C D E F
0382E01-A B C D E F G H J K L M N P Q R	05. 02. 22. 1	B1 B2 B3 B4 B5 B6 B7 B6 B9 B10 B11 B12 B13 B14 B15	02J6-PP R S T U V W X Y Z a b c d e f	00.04.10.1	P3 PP R S T U V W X Y Z a b c d e f
03B2 E02-A B C D F G H J K L M N P Q R	05, 02, 22, 1	DTDR B16 IND B17 B18 B19 B20 B21 B22 B23 E24 B25 SSMDR DS1 IND DS2 DS3 DS4 IA IM0 IND IA IM1 IND	02J6- g	00. 04. 10. 2 00. 04. 10. 3 00. 04. 10. 3	P3 g h i j k m n p q r J K L M G
03B2 F01- A	05. 02. 14. 1	SSMDR DA DM0 IND SSMDR DA DM1 IND SW A13 IA SW A13 DATA SW TRS INV ERR 1 IND INV ERR 2 IND SW LAMP TEST 2		00. 04. 10. 2 00. 04. 10. 2 00. 04. 10. 0	P3 N P FF EE DD BB CC GG

LN 04.02.01.0

Figure 10-4. Signal Interface List (Sheet 3)

F)	ROM		4		то
EDGE CONN.	LOGIC SHEET	SIGNAL NAME	VIA	LOGIC SHEET	PLUG
03B3D01-A	05. 03. 08. 1	IA A1 IND	02J7- R	00.04.10.3	P4-R
B	1	IA A2 IND	8	1 1	S
C	1 F	IA A3 IND	l T	1 1	l I T
' D	1 . 1 .	IA A4 IND	ו ו י	l i	1 l v
E	1 1	IA A5 IND	l i v	1 1	۱۱v
·F	1 . 1	IA A6 IND	l w	-	llw
	1 1			1 1	2 1
G	1 1	IA A7 IND	X	1 i	X
H	1 —	IA A8 IND	Y	 -	Y
J	05. 03. 19. 1	SW OP1	d	00. 04. 10. 2	d
· K	1 1	SW OP2	1 1 6	1 1	c
L	1 1	SW OP3	І Іь		1 1 в
<u></u> μ		SW OP4	<u> </u>	1 4	⊥a
	1	1	Í	}	1
03B3E01-A	04. 03.08. 1	INS OA1 IND	02J8- C	00.04, 10.2	P5-C
. В	1 1	INS OA2 IND	ı D	1 1	l D
C		INS OA3 IND	E	I 1	ΙE
Ď	1 !	INS OA4 IND	F	1 1	F
Ι. ξ	1	INS OAS IND	6]	6
F	1			1 1	
	1 1	INS OAG IND	H H	I I	H
C		INS OA7 IND	J	1 l	J
н	1 1	INS OA8 IND	K	1 1	K
J	! . - -	INS OA9 IND	L		L
K	05. 03. 16. 1	SW CD RST NOT	l y	00.04.10.0	l l y
L	05. 03. 18. 1	SYL O BR IND	ا ا ا		w
м	1	SYL 1 BR IND	l v	1	v
N	05, 03, 08, 1	INS OPI IND	l M	00.04.10.2	l M
	03.03.08.1		1 1	00.04.10.2	
P	1 1	INS OP2 IND	N	1 . 1	N
Q	1 1	INS OP3 IND	P		P
→ R	+	INS OP4 IND	-⊢ R	-4-	L R
03B3E02-A	05. 03. 19. 1	SW DS4	02J7-p	00. 04. 10. 2	P4-p
	03.03.15.1		1) 00.04.10.2	,
B	1 1	DS3	Q ·	ł ł	Q
С	1 1	DS2		1 1	l l r
D	1 1	DS1] 6	1	
E	1 1	OA1	l lh	1	h
F	4 1	[OA2	ſ ſm	1 1	l m
G	\ <u>_</u> L	OA3	l k	1 1	القا
Ьй	05. 03. 20. 1	OA4	1 1 7	1 1	1 17
			1 1	 	1 1 !
J	05. 03. 19. 1	OA5	1 1 1	. [1 1 !
K	1 1	OA6	h	1	h
L	1 1	OA7	l g		l g
M	1 .	OA8	1 1	1 .	1 1
N	1 1 '	OA9	1 e		l e
⊥ ÿ	+	→ DA MM	z		z ــــــــــــــــــــــــــــــــــــ
			1	1	1
3B3F01-A	05. 03. 22. 1	SW SYL	02J7- P	00. 04. 10. 3	P4-P
В	1 1 .	ı. IS4	l i N	1 1	N
C	1 . 1	1S3	M	l l	M
D]	IS2	L	i i	L
	1	ISI	l k	1	l l ĸ
E F G H	1 1.			i i	l B
	I I'	A8 A7	1 1 2	1 1	B C D
j G	1	1 1 7	"	1	1 2
H	1 1.	A6	1 1 2	1	1 1 2
	1	A5 A4	E	1	F G
i K	1 1		F	1 ł	} F
] ï.	l I	A3	G	i l	G
K L M	1 1	A2	l H	1 1	H
N N	1 1	Ä	B C D E F G H J	1	j
. 1 N	I. I	^4	. 1 •	1	1 1 "
⊥ p	1 1	IA MM	1 		I _L_ A

LN 04.03.01.0

Figure 10-4. Signal Interface List (Sheet 4)

FR FR	ОМ	···	, -	TO	,
		SIGNAL NAME	VIA	LOGIC SHEET	PLUG
EDGE CONN. 03B3F02-A B C D E F G H J K L M N P Q R 03B3F03-A B C D E F G H J K L N P	O5. 03. 20. 1 05. 03. 21. 1 05. 03. 15. 1 05. 03. 14. 1	SW B1	O2J8-s r q p n m k j i h g t e d c Z Y X W V U T S t x Z AA		PLUG P5-s r q p n m k j i h gf e d c b a Z Y X W V U T S t x AA
03B3F04-A R C D E 03B3E03-A B C D E F	05. 03. 16. 1 05. 03. 21. 1 05. 03. 18. 1 05. 03. 18. 1	SW ADR HOLD MODE SW SINGLE DIS SW TAA DR1 SW TAA DR2 SW TAA DR3 SW TAA DR4 SW TAA DR5 INS BR PB IND 1 INS BR PB IND 2	03J10-FF d f h 02J8-A 02J8-B	00. 04. 01. 1 00. 04. 10. 2 00. 04. 10. 2	BB — CC P2-FF b d f h P5-A B
G II I K L M N P Q R	05. 03. 08. 1	SW LAMP TEST 2	02J9- w	00.04.10.0	P5-w

LN 04.03.02.0

Figure 10-4. Signal Interface List (Sheet 5)

	OM				<u> </u>
DGE CONN.	LOGIC SHEET	SIGNAL NAME	VIA	LOGIC SHEET	PLUG
03B4A01-A	05. 04. 10. 1	DISCR OUT 1	Twisted Pair	00.04.52.0	9009J3-н
	1	SIG RET			J
В		DISCR OUT 2		1 1	к
	, -	SIG RET	· ·	1 !	li
	05 04 00 1			1	1 1
c	05. 04. 09. 1	DISCR OUT 3		1	M
1	1	SIG RET			N
D		DISCR OUT 4			P
1 1	٠-	SIG RET			R
E		DISCR OUT 5	l l	1 1 .	S
- 1	i	SIG RET		1	т
F	1	DISCR OUT 6			l Ū
- - ']	1 1	l v
_ {		SIG RET			V
J į	See Note			1	1 1
03B4D04-C	05. 04. 01. 1	PBN		1 1	Y
ļ		SIG RET		1	Z
, D	05. 04. 02. 1	w	1	1 1] a
		SIG RET	1	-	<u></u> Т р
]		1	1
G	05. 04. 14. 1	ACGACISS		00. 04. 53. 0	9009J4-b
'	00. US. 15, I			100.04.00.0	i
1 _ 1		SIG RET		1	
E	05. 04. 04. 1	CLDIS		1 1	Z
03W1A16	00. 03. 60. 1	CLDISG		1	a
. [!	į
03TB2-3	00. 03. 40. 0	EOSTV		1 1	
03TB2-6		EOSTVR		1 1	1 B
03W1A-17	00. 03. 60. 1	TESPG		1 1	اا
03W1A-18	30, 00. 00. 1	TESPG		1 1	;
,	00 02 40 0	1		1 1	1 1
02TB01-01	00.03,40,0	EOSW		1 1	8
02TB01-02	1	EOSWN]	"
02TB01-03		EOHI	1		u
02TB02-06	į.	EO RET			v
03TB04-14	<u> </u>	CHASSIS	,		9009J4-P
				,	1
		<u>}</u>			1
03B4C04-A	05. 04. 07. 1	P40 IND	02J19- s	00.04.15.2	P4-8
ı B	!	P20 I	, ប	1 .	, u
ľ		P10	l w	1 1	w
D	05. 04. 08. 1	P4	ÿ	1 '	l ÿ
	JJ. UT. UO. I	P2	I ÅA	₹	l A
E		· •		ł I	
F		P1	CC	1 1	C
l G	05. 04. 09. 1	D6	, r	1] <u> </u>
н		D5	t	1 1	
J		D4	l v	1 1	
ĸ		D3	l x	1 1	x
l i	05. 04. 10. 1	D2	z	1 }	z
M		Di I	ВВ	1 . I	B
N N	05. 04. 12. 1	CST SW			1 1 1
p		•	l I '	1 1	1 1
	05. 04. 11. 1	HALT SW ON	p	l l	P
Q		HALT SW OFF	۹ ا	1] q
R	05. 04. 12. 1	ERROR HOLD SW	m	00.04.15.1	m
		W. CH. DCT CH.	00110	00 04 15 0	1
03B4D01-D	05, 04. 01. 1	MACH RST SW	02J19- n	00.04.15.2	P4-n
03B4A02-B		MACH RST RLY	'08T'33-17	00.03.60.0	03P13- J
				1	
03B4A04-A	05. 04. 13. 1	PR ADV ON	02J19- k	00.04.15.2	P4-k → E

LN 04. 04. 01. 0

Figure 10-4. Signal Interface List (Sheet 6)

FRO	OM	 _	<u> </u>	т	
EDGE CONN.	LOGIC SHEET	SIGNAL NAME	VIA	LOGIC SHEET	PLUG
03B4B04-A	05. 04. 05. 1	SW BG 1	03Р19-р	LOGIC SHEET 00.04.05.2	J3-p
B C D E F G H J K L M N P Q R	05. 04. 06. 1 05. 04. 06. 1	2 3 4 5 6 7 8 9 10 11 12 13 14 SW ALL PHASE SW ALL BG	m k j i h g f e d c b a u q o o o o o o o o o o o o o o o o o o	00.04.05.2	n m k j i h g f e d c b a u q J3-t
BCDEFGHIKLMNPQR	05. 04. 13. 1	PB PC CCW CCX CCY CCZ SCOPE SYNC SW ALL CLOCKS CE ADV ON CE ADV OFF REM ADV ON REM ADV OFF SINGLE PHASE SW SINGLE BIT 3W NORMAL MODE	Property of the control of the contr		BB v DD CC Z Y V W X
03B4B02-A B C D F F G H J K L M N P Q R	05.04.16.1	BG 1 IND 2 3 4 5 6 7 8 9 10 11 12 13 14 LAMP TEST CE 1	03P19-E	00.04.05.1	J3-E J L N R T D F H K M P S
03B4A03-A B C D	05. 04. 16. 1 	PA IND PB IND PC IND SINGLE INST SW	03P19-A B C U	00. 04. 05. 1	J3-A B C U

			JACK	MATE	REFERENCE LOGIC SHEET
03B4A02-A	05. 04. 01. 1	-Y MACH RST	02J12- q	01P15- q	05. 11. 07. 1
03B4E03-A 03B4E03-B	05. 04. 12. 1 05. 04. 01. 1	Y MACH RST CIO 224	02J13- N 02J13- J	01P16- N 01P16-	05. 09. 07. 1 05. 09. 13. 1

LN 04.04.02.0


Figure 10-4. Signal Interface List (Sheet 7)

FF	ROM		то	REFERENCE
EDGE CONN.	LOGIC SHEET	SIGNAL NAME	JACK MATE	LOGIC SHEET
02B1A04-A	05. 05. 25. 1	BG8	02.J12- n 01P15- n	05. 11, 06, 1
B -	05. 05. 26. 1	BG9	i p i p	
]	05. 05. 26. 1	BG10	l m m	·
D		SPARE		ł i
E E		SPARE	 	
02B1D03-A	05. 05. 24. 1	BG1	02J13- C 01P16- C	05. 09. 01. 1
В	05. 05, 24, 1	BG2	מו מו	05. 09. 01. 1
C	05, 05, 24, 1	BG3	E E	05. 09. 02. 1
I D E		SPARE		1
E		SPARE	 	
02B1D04-A	05. 05. 25. 1	BG6	02J13- W 01P16- W	05. 10. 01. 1
B	05.05.26.1	BG12	YYY	05, 10, 01, 1
C		SPARE	l h h	
<u> </u> D		SPARE	j 🚣 i 🚣 i	
			1	1 .
	<u> </u>			

LN 04.05.01.0

6900505-REL (66118KR)

Figure 10-4. Signal Interface List (Sheet 8)



LN 04.05.02.0

Figure 10-4. Signal Interface List (Sheet 9)

FR	ОМ			T	0
EDGE CONN.	LOGIC SHEET	SIGNAL NAME		LOGIC SHEET	PLUG
02 B2 A01 - A 02 B2 A01 - B	05.06.32.1	PTC - AI3 SIG RET	Twisted Pair	00, 04, 52, 0	9009J3- e J3- ſ
			JACK	MATE	REFERENCE LOGIC SHEET
02 B2 D02 - A	05.06.08.1	РСВ	02J13- X	01P16- X	05. 10. 01. 1
02 B2 E01 - A B C E	05. 06. 08. 1 05. 06. 08. 1 05. 06. 05. 1	PA-A PB-A CPZ-B SPARE	02J13- A B F a	01 P16- A B F a	05. 09. 01. 1 05. 09. 01. 1 05. 09. 02. 1

LN 04.06.01.0

6900505-REL (66118KR)

Figure 10-4. Signal Interface List (Sheet 10)

FR	OM				TO
EDGE CONN.	LOGIC SHEET	SIGNAL NAME	. VIA	LOGIC SHEE	T PLUG
02B3D04-A	05. 07. 27. 1	BIT 1 IND	03P18- c	00.04.05.1	J2- c
B C D E F G H J K L M N P Q		2 3 4 5 6 7 8 9 10 11 12 13 14 LAMP TEST CE 2	Y W U S P M K H F D B e		Y W U S P M K H F D B e g
02B3C01-A	05. 07. 24. 1	MEM LOAD SW	03P18-1	00. 04. 05. 1	J2- f
02B3F05-A B C	05. 07. 03. 1 05. 07. 04. 1 05. 07. 16. 1	CIO DATA SIG RET PIO DATA SIG RET PTRS SIG RET	Twisted Pair	00.04.52.0 00.04.52.0 00.04.55.0 00.04.55.0 00.04.54.0 00.04.54.0	9009.13-c 9009.13-d 9009.16-P 9009.16-R 9009.15-F 9009.15-G
			JACK TO	MATE	REFERENCE LOGIC
02B3A02-A		CIO	∩2J13- M	01P16-M	05. 09. 01. 1
02 B3 F01-A B C D		PRS SPARE	02J12- h	01P15-h	05. 11. 01. 1

LN 04.07.01.0

Figure 10-4. Signal Interface List (Sheet 11)

FRO			то		REFERENCE
EDGE CONN.	LOGIC SHEET	SIGNAL NAME		ATE	LOGIC SHEET
02B3E04-A	05. 07. 24. 1	NT MBR 1	02 P12- P 02	A3J3- P	05. 27. 05. 1
B	05. 07. 26. 1	MBR 1	1 1 1	1 A	l t
C	05. 07. 26. 1	MBR 2	} B	В	!
D	05.07,24.1	NT MBR 2	R	R	_
E	05, 07, 24, 1	NT MBR 3	l s l	s	05. 27. 06. 1
F	05. 07. 26. 1	MBR 3	licl	l c	1
) G]	05, 07, 26, 1	MBR 4]	D	}
н	05. 07. 24. 1	NT MBR 4		Т	⊥
J	05, 07, 24, 1	NT MDR 5	וטוו	ט ו	05, 27, 07, 1
к	05.07.26.1	MBR 5	E	E	1
L	05. 07. 26. 1	MBR 6	F	F	·
M	05.07.24.1	NT MBR 6	llvl	ľv	l <u> </u>
N	05. 07. 25. 1	NT MBR 7	llwl	w	05, 27, 08, 1
P	05, 07, 26, 1	MBR 7	llGl	G	1
ا و ا	05.07.26.1	MBR 8	1 1 н 1	н	[
⊸L R	05. 07. 25. 1	NT MBR 8	-i x -	x	<u> </u>
02B3F04-A	05. 07. 25. 1	NT MBR 9	02 P12 - Y 02	A3J3- Y	05. 27. 09. 1
F	05. 07. 26. 1	MBR 9	J	, J	1
l c	05. 07. 26. 1	MBR 10	l K l	ĸ	i
a i	05. 07. 25. 1	NT MBR 10		Z	
Ė	05. 07. 25. 1	NT MBR 11	l lal	a	05, 27, 10, 1
. i i i	05, 07, 26, 1	MBR 11	1 1 7 1	l ï	1
	05. 07. 26. 1	MBR 12	{	M	! !
н	05. 07. 25. 1	NT MBR 12	b !	b	<u> </u>
1 7	05, 07, 25, 1	NT MBR 13		c	05. 27. 11. 1
- к	05. 07. 26. 1	MBR 13	IINI	N	
l î l	05, 07, 26, 1	MBR 14	a	d d	
l m	05. 07. 25. 1	NT MBR 14	 	ē	
N	05. 07. 08. 1	CBR 1	02P10-h 02	A3J2- h	05. 27. 05. 1 05. 27. 06. 1
' '		_ 	1 1		05.27.07.1 05.27.08.1
P	05, 07, 08, 1	CBR 2		, 1	05. 27. 09. 1 05. 27. 10. 1
-		, 	1 1 1	1	05. 27. 11. 1
ا م	05.07.24.1	SET MBR 1] z	z	05.27.05.1 05.27.06.1
			1 1 1		05.27.07.1 05.27.08.1
R	05. 07. 24. 1	SET MBR 2	ا 🚣 ما	— AA I	05.27.09.1 05.27.10.1
••			[***]		05.27.11.1
·					05.27.11.1

LOGIC SHEET 05, 08, 14, 1	SIGNAL NAME		LOGIC SHEET	PLUG
05. 08, 14, 1			+·	
	CIO 001	Twisted Pair	00.04.50.0	9009J1-K
	SIG RET	1	1 1	L
95. 08. 10. 1	CIO 002	_		M
	SIG RET		1 1 1	N
05. 08. 14. 1			1 1	P ,
		·		R
05. 08. 10. 1				S
				T
05. 08. 14. 1				ן ע
				V
05. 08. 10. 1		•		w
				X
05. 08. 14. 1				<u>Y</u>
			1 1	Z
05, 08, 10, 1	1		1 1	a
	SIG RET		1 1	Į b
See Note I.				
	٠,	}	1	l l
05. 08. 14. 1		j	1 1	٠
	SIG RET		1 1	l d
05, 08, 10, 1	CIO 022	<u>.</u>		. е
	SIG RET			1
05. 08. 14. 1	CIO 025			g
	SIG RET	i		h
05. 08. 10. 1	CIO 026	·	1 .	i
	SIG RET	•	1 '	li
05, 08, 14, 1		1	1 1	l k
	SIG RET			គេ
05, 08, 10, 1		i .		n
				þ
05, 08, 14, 1		1	1 1	q
		1_	i	\perp \dot{i}
	1			
05, 08, 10, 1	CIO 036	Twisted Pair	00.04.50.0	9009J1-s
	1			. t
05. 08. 14. 1				u
00.00.2				l l v
05 08 10 1				l w
00.00.10.1				x
05 08 15 1	1	 	1	y
VJ. VO. 1J. 1)			z
05 08 11 1)			Ā
00.00.11.1			1 - 1	B
05 08 15 1		, • 1	1 1	C
99.00.19.1		1	1 1	D
05 00 11 1		.	1	E
vJ. vo. 11, 1	l i	İ		F
05 00 15 1			1 1	G
03. 00. 13: 1			1 1	н
Can Moto !	SIU KEI		1 1	n :
see note 1.				
05 00 11 1	610.056		\	,,
U5. U8. 11. I				J.)
05 00 15 1		1	1 1	KI
05. 08. 15. 7		1	1 1	LI
	SIG RET	,	1 1	M
	BLANK		1 1	N
00. 03. 60. 0	CHASSIS			PI
	05. 08. 14. 1	05. 08. 14. 1 05. 08. 10. 1 05. 08. 10. 1 05. 08. 10. 1 05. 08. 10. 1 05. 08. 10. 1 05. 08. 10. 1 05. 08. 10. 1 05. 08. 10. 1 05. 08. 10. 1 05. 08. 10. 1 05. 08. 10. 1 05. 08. 10. 1 05. 08. 10. 1 05. 08. 14. 1 05. 08. 14. 1 05. 08. 14. 1 05. 08. 14. 1 05. 08. 10. 1 06. 07. 07. 07. 07. 07. 07. 07. 07. 07. 07	05. 08. 14. 1	05. 08. 14. 1

LN 04.08.01.0

Figure 10-4. Signal Interface List (Sheet 13)

FRC	OM	A CONTRACTOR OF THE STATE OF TH	men a man	Т	ō . — —
EDGE CONN.	LOGIC SHEET.	SIGNAL NAME	1.5	LOGIC SHEET	PLUG
02 B4C04-A	05. 08. 11. 1	CIO 062	Twisted Pair	00. 04. 51. 0	9009 J2 - F
		SIG' RET	1 .	!	G
В	05. 08. 15. 1	CIO 065			H
l i		SIG RET			J
C	05. 08. 11. 1	CIO 066	1 1 1		K
		SIG RET			L
D	05. 08. 15. 1	CIO 071	1 1 1		- M
		SIG RET			l N
E	05.08.11.1	CIO 072			
1		SIG RET	1		l R
F	05. 08. 15. 1	CIO 075	! ! !	1	s
		SIG RET		!	T
G	05. 08. 11. 1	CIO 076		1 1	U
		SIG RET		Ï	ľ v
і н	05. 08. 15. 1	CIO 101	i ! i	ŀ	l w
''	03.00.10.1	SIG RET		1	l x
l j	See Note I	SIGNET]]	1	1 1 ^
	See Note 1] —]]
	00 00 11 1	610 100		*	.,
К	05. 08. 11. 1	CIO 102	c,	1	l Y
i i <u>.</u>		SIG RET			Z
L	05. 08. 15. 1	CIO 105	· ·	1	
i (SIG RET	'	1	b
M	05. 08. 11. 1	CIO 106	1 1		C
		SIG RET			d
N	05. 08, 16. 1	CIO 111			e
] .}		SIG RET			f ,
P	05. 08. 12. 1	CIO 112	!!!		g
1	· ·	SIG RET	! ! !		h
Q	05. 08. 16. 1	CIO 115] i
j		SIG RET	1 1	1	l i
l ⊥ R	05. 08. 12. 1	CIO 116	[1	k
		SIG RET		<u> </u>	m
02B4D04-A	05, 08, 16, 1	CIO 121	Twisted Pair	00. 04. 51. 0	9009J2- n
]		SIG RET		1	1 p
В	05. 08. 12. 1	CIO 122	}		1 9
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SIG RET	l i l		, r
l c	05, 08, 16, 1	CIO 125	i i		8
1 1		SIG RET	. 1		1 i
D	05. 08. 12. 1	CIO 126]		u
-		SIG RET	1 1	į	v
E	05. 08. 16. 1	C10 131	i ' i		w
	*************************************	SIG RET			, x
F	05. 08. 12. 1	CIO 132] ŷ
1 1		SIG RET	1 1		Z
G	05. 08. 16. 1	CIO 135	! ! !	ļ	I ÃA
'	33.00.10.1	SIG RET			BB
н	05. 08. 12. 1	CIO 136			cc
1 1 "	30.00.12.1	SIG, RET	1	1	DD
1 1	See Note I	SIG KE I			1 1 00
. "	ore note !	j - 	{	i	
	05.00	610 141	1 i i	1	
K	05. 08. 16. 1	CIO 141	1		EE.
1 1 -		SIG RET	[[í	Fi
L	05. 08. 12. 1	CiO 142		į.	GG
1	1	SIG RET]		нн
	05, 08, 16, 1	CIO 145	1 : 1	1	J.J
1 :1	1	SIG RET		1.	KK
1 N	05, 08, 16, 1	CIO 146			LL
	· ·	SIG RET		1.	мм
1		BLANK		1	NN
03TB04- 13	00.03.60.0	CHASSIS			PP
	00, 03, 60, 3	1" TESPG	i · · · I I	1	
03W1A- 14 03W1A- 15	00, 03, 60, 3 00, 03, 60, 3	TESPG TESPG		1	D E

LN 04.08.02.0

Figure 10-4. Signal Interface List (Sheet 14)

	ROM		 	TC	
EDGE CONN.	LOGIC SHEET	SIGNAL NAME	1 1 1 1	LOGIC SHEET	PLUG
02 B4E04-A	05. 08. 12. 1	CIO 146	Twisted	00.04.55.0	9009 J6- S
		SIG RET	Pair 3		T
. В	- 1	CIO 152		· .	U
		SIG RET	1 1 1		V
С	05. 08. 13. 1	CIO 156	1 1		w
-		SIG RET	I - I		x
D	1	CIO 162			Ÿ
	[SIG RET			z
E		CIO 166			a
E		SIG RET	j i		ь
	•	CIO 172	1 1		
F			1 1		S
		SIG RET			d
. G	•	CIO 176			e
		SIG RET			f
н		CIO 202			l g
	•	SIG RET			h
J.	See Note				
		i			
κ	05. 08. 13. 1	CIO 206			i
		SIG RET		i	j
L		CIO 212	1 : 1	·	k
~		SIG RET	(m
M	_1_	CIO 216	1 1		n
iar		SIG RET			ı ı
	05.08.17 1	A1 PTC	1 1 1		1 .
N	Va.Vo. 17. 1	SIG RET			9
			1 1		r
P	Į.	A2 PTC		,	8
	· ·	SIG RET			l t
Q		A3 PTC	1 1		u
		SIG RET		i '	v .
R		A4 PTC	1 1	.	w
		SIG RET	1		× لل
•		1	j		
02B4F04-A	05. 08. 17. 1	A5 PTC	Twisted	00. 04. 55. 0	90 0 9J6- v
		SIG RET	Pair	, 1	Z
В		A6 PTC			AA
•		SIG RET			ВВ
С		A7 PTC	1 1		cc
C		SIG RET			DD
~		A8 PTC] ! !		EE
D				[,]	FF
_	· }	SIG RET			GG
E		A9 PTC			
		SIG RET	1 1	·	НН
F		CIO PTC			JJ
	i i	SIG RET			KK
G		PIO PTC			LI
•		SIG RET	1 1		MN
j	See Note	{			
		ł	1	<u> </u>	
02B4A03-A	05, 08, 17, 1	ACNCST	Twined	00. 04. 53. 0	9009J4-g
081777707-73		SIG RET	Pair	, 1	, ĥ
m		PTC CST			LL
В	;	SIG RET			Ma
					e
C	· ·	ACNCCST	1 1		
	G N	SIG RET			į ·
J	See Note	į.			j
*:			-		
,	00. 03. 60. 0	BLANK CHASSIS			→ NN PP
03TB04- 15					

LN 04.08.03.0

Figure 10-4. Signal Interface List (Sheet 15)

	ROM	expense of the following of the first of the		TO	
EDGE CONN.	LOGIC SHEET	-SIGNAL NAME		LOGIC SHEET	-PLUG
02 B4 F03- A	05. 08. 18. 1	ACC BIT SIGN	Twisted Pair	00.04.54.0	9009Ј5- Н
		SIG RET		"1	J
В		ACC BIT I'			K
		SIG RET		1.7	1 1
C		ACC BIT 2	7.0 50		M
ا ما	· · L	SIG RET ACC BIT 3			N
		SIG RET		ŀ	PR
E	05. 08. 19. 1	ACC BIT 4			S
, , - ,		SIG RET			7
F		ACC BIT 5			انا
		SIG RET		ļ .	l v l
G		ACC BIT 6		4	w
1 ! !		SIG RET			
		ACC BIT 7			Y
		SIG RET		1.	
J	See Note	÷		<i>"</i>	
.					
K	05. 08. 20. 1	ACC BIT 8		,	a
		SIG RET	':	1 , 1	b
L		ACC BIT 9			C
м	į	SIG RET ACC BIT 10		ļ	d e
I MI		SIG RET		į i	"
N	.	ACC BIT 11		1	
		SIG RET			h
p				i	
					,
Q					
		, i		·	i i
R	- L-	-	1 1		1
02 B4D03-A	05. 08. 21. 1	ACC BIT 12 SIG RET	Twisted Pair	00. 04. 54. 0	9009J5- i
В		ACC BIT 13		1	
В		SIG RET	1 1	1	m
c	\$2.59.55	ACC BIT 14	1 . 1 1		
, ,, ,		SIG RET			p
D	<u> </u>	ACC BIT 15			ا و ا
		SIG RET			#
E	05. 08. 22. 1	ACC BIT-16	1 .:	ł	. s
	1 1	SIG RET		ì	1
F	1	ACC BIT 17		1 1	u
	i i	SIG RET	1 1		·
G		ACC BIT 18	<u> </u>		W
.,		SIG RET ACC BIT 19		j	X y
н		SIG RET		1.	y z
, ,	See Note	L	1 , 1 1		
"	DEC MALE	· · · · · · · · · · · · · · · · · · ·		, İ	
/ K	05. 08. 23. 1	ACC BIT 20		` "	AA
"		SIG RET	1 1		BB
L	1	ACC BIT 21		į	cc
	8	SIG RET	1 1 1	· ·	מס
		ACC BIT 22	1 1 1		EE
м		SIG RET			FF
				1	l ⊡ I GG I
		ACC BIT 23	1 1 1 1		
M N		ACC BIT 23 SIG RET			нн
м	05. 08. 24. 1	ACC BIT 23 SIG RET ACC BIT 24	ļ ;		11 HH
M N P	05. 08. 24. 1	ACC BIT 23 SIG RET ACC BIT.24 SIG RET			HH JJ KK
M N	05.08.24.1	ACC BIT 23 SIG RET ACC BIT 24 SIG RET ACC BIT 25	ļ ;		HH JJ KK LL
M N P	05.08.24.1	ACC BIT 23 SIG RET ACC BIT.24 SIG RET	ļ ;		HH JJ KK
M N P	05. 08. 24. 1	ACC BIT 23 SIG RET ACC BIT 24 SIG RET ACC BIT 25	ļ ;		HH JJ KK LL

LN 04.08.04.0

Figure 10-4. Signal Interface List (Sheet 16)

FRO	OM .		ТО		REFERENCE
F DGE CONN. I	LOGIC SHEET	SIGNAL NAME	JACK	MATE	LOGIC SHEET
02131A02-A	05. 08. 06. 1	CODE 140	02J13- T	01P16-T	05. 10. 01. 1
B C D E		144 150 SPARE SPARE	U V f	U V f	
02 B4C01-A B C D E F	05. 08. 06. 1	CODE 120 124 130 134 SPARE SPARE	02J13- G H K L d	01P16- G H K L d	05. 09. 01. 1
02,B4E02-A B C D E F G	05. 08. 07. 1 05. 08. 02. 2 05. 08. 02. 2	CODE 164 170 160 -Y CODE 774 SPARE +Y CODE 774 SPARE SPARE	02J12- e	M:P15- e f K i j k z AA	05. 11. 01. 1

LN 04.08.05.0

Figure 10-4. Signal Interface List (Sheet 17)

	ROM	·			ro
EDGE CONN,	LOGIC SHEET	SIGNAL NAME	VIA	LOGIC SHEET	PLUG
OIBIDOI-A B C D F G H J K L M N P	05. 09. 10. 1 05. 09. 06. 1 05. 09. 06. 1 05. 09. 10. 1 05. 09. 10. 1 05. 09. 11. 1	WA BB CC HE WF WY UC SHIFT MAG LC SHIFT MAG TYPE RET Z SPACE MAG CHECK MAG SPARE SPARE SPARE	O1P13- a c e f Y S T d Z M B m n	REFER TO IBM ETD CUSTOMER ENGINEERING MANUAL SERIES 73 SELECTRIC I/O WRITER FORM PART NO	OIA2JI- a c e f Y S T d Z M B n n
R 01B1A01-A B C D F G H J K L M N P Q R	05. 09. 08. 1	SPARE SPARE SPARE R1 R2 R2-A R5 T1 T2 TAB MAG INDEX MAG RED MAG BLK MAG CARR RET MAG SPARE SPARE SPARE	O1P13-K N E F D H C A L R U V P W h k		O1A2J1- K N E F D H C A L R U V P W h

LN 04.09.01.0

Figure 10-4. Signal Interface List (Sheet 18)

	FR	OM		TO		REFERENCE
EDGI	CONN.	LOGIC SHEET	SIGNAL NAME	PLUG	MATES	LOGIC SHEET
01B1	A02-A	05, 09, 01, 1	PA A	01P16- A	02J13- A	05.06.08.1
	B	1.	PB A	1 B	B	05.06.08.1
İ	С		BG 1	1	C	05. 05. 24. 1
· ·	D		BG 2	D	D	. 1
	E	05, 09, 02, 1	BG 3	\ E	E	1 -
ŧ	F	05, 09, 02, 1	CPZ B	F	F	05. 06. 05. 1
'	G	05. 09. 01. 1	CODE 120	G	G	05. 08. 06. 1
1	1 н	1 1	124	\ н	Н Н	1
1	İк	1 1	130	к	к	i l
1	i.	!!	134	i i L		
1	M	<u> </u>	CIO	M	M	05. 07. 21. 1
1 .	N	05. 09. 07. 1	MACH RST	l N	l N	05. 04. 01. 1
1	P	05. 09. 07. 1	TYPR READY	P	P	00. 04. 15. 3
1	٥	05. 09. 04. 1	PLOTTER READY	R	R	00. 04. 15. 3
! _	l_ R	05, 09, 06, 1	10 CPS MV	 s	→ s	05. 15. 07. 1

LN 04.09.02.0

Figure 10-4. Signal Interface List (Sheet 19)

	ROM			TO	 :
EDGE CONN.	LOGIC SHEET	SIGNAL NAME	- 1	LOGIC SHEET	PLUG
01B1D02-A	05. 09. 14. 1	SLFCK IA • ACC SIGN	Twisted Pair	00. 04. 54. 0	01J6- H
В	05. 09. 14. 1	SIG RET SLFCK 2A • ACC 1 SIG RET			J
С	05. 09. 14. 1	SLFCK 3A * ACC 2 SIG RET			L M
d	05. 09. 15. 1	SLFCK 4A * ACC 3 SIG RET			N P R
, E	05. 09. 15. 1	SLFCK 5A * ACC 4 SIG RET			S
. F	05. 09. 15. 1	SLFCK 6A * ACC 5 SIG RET		İ	Ü
G	05. 09. 16. 1	SLFCK 7A * ACC 6 SIG RET			w
н	95. 09. 16. 1	SLGCK 8A * ACC 7 SIG RET	1.		Y
J	See Note				
К	05. 09. 16. 1	SLFCK 9A * ACC 8 SIG RET			a
L	05. 09. 17. 1	SLFCK 10A * ACC 9 SIG RET		.	c
М	05. 09. 17. 1	SLFCK 11A * ACC 10 SIG RET			e
N	05. 09. 17. 1	SLFCK 12A * ACC 11 SIG RET			g
P	05. 09. 18. 1	SLFCK 13A • ACC 12 SIG RET			
Q	05. 09. 18. 1	SLFCK 14A • ACC 13 SIG RET			k m
R	05, 09, 18, 1	SLFCK 15A * ACC 14 SIG RET			n p
01B01D03-A	05. 09. 14. 1	SLFCK 1A • ACC 15 SIG RET	-		q
В	05. 09. 14. 1	SLFCK 2A * ACC 16 SIG RET	1 1		l s t
C	05. 09. 14. 1	SLFCK 3A * ACC 17 SIG RET			v
D	05. 09. 15. 1	SLFCK 4A * ACC 18 SIG RET			w x
E	05. 09. 15. 1 05. 09. 15. 1	SLFCK 5A • ACC 19 SIG RET SLFCK 6A • ACC 20			y z
G	05. 09. 15. 1	SIG RET SLFCK 7A • ACC 21			BB
н	05, 09, 16, 1	SIG RET SLFCK 8A * ACC 22			CC DD EE
J	See Note	SIG RET			FF
"к	05. 09. 16. 1	SLFCK 9A • ACC 23			GG
I.	05. 09. 16. 1	SIG RET SLFCK 10A * ACC 24			НН ЈЈ
М	05. 09. 16. 1	SIG RET SLFCK 11A * ACC 25			KK LL
N	05. 09. 14. 1	SIG RET A1 PTC SLFCK		00.04.55.0	01J7- q
P	05, 09, 14, 1	SIG RET A2 PTC SLFCK			l r
Q	05. 09. 14. 1	SIG RET A3 PTC SLFCK			l t
R	05. 09. 15. 1	SIG RET A4 PTC SLFCK			v v
	<u> </u>	SIG RET	 _		×

LN 04.09.03.0

Figure 10-4. Signal Interface List (Sheet 20)

		ROM	CIONAL MANG	1		0
GE CO		LOGIC SHEET	SIGNAL NAME	} <u>-</u>	LOGIC SHEET	PLUG
B1 B03-	·A	05. 09. 16. 1	SLFCK 8 * CODE 025	Twisted	00.04.50.0	01J08- g
1	- 1		SIG RET	Pair	1	_L h
	В	05, 09, 16, 1	SLFCK 8 * CODE 131) ;	00.04.51.0	01.709- w
1	1		SIG RET	i (
1	c	05, 09, 16, 1	SLFCK 9 * CODE 042	1 1 .	00.04.50.0	01J08- w
1	١	05. 55. 10. 1	SIG RET	ł l	00.04.30.0	1 1
1	_	05 00 10 1		1	00 04 55 0	×
	D	05. 99. 16. 1	SLFCK 9 * CODE 146	1	00.04.55.0	01J07- S
1	,		SIG RET	1 1	•	1 1 7
l l	E	05. 09. 16. 1	SLFCK 9 * CODE 031	,	00.04.50.0	01J08- k
1	- 1		SIG RET	1		1 _1_ n
	F I	05. 09. 16. 1	SLFCK 9 * CODE 135		00.04.51.0	01J09-
1	•		SIG RET	1		E
1	G	05, 09, 17, 1	SLFCK 10 * CGDE 071	1 1	00. 04. 51. 0	01109- 1
. 1	י ו	03.03.11.1	SIG RET		00.04.31.0	
				1		
	H	05. 09. 17. 1	SLFCK 10 • CODE 046		00.04.50.0	01.108- /
1			SIG RET			1 1
i	J	See Note				1
ŀ			i i	[]	,	
1	ĸ	05. 09. 17. 1	SLFCK 10 • CODE 152	ł l	00, 04, 55, 0	01J07- 1
j		03.03.11.1	SIG RET	1 ;	00.01.00.0	
1	. 1			[00 04 50 0	
	L	05.09.17.1	SLFCK 10 • CODE 035	1 1	00.04.50.0	01.108- 6
1			SIG RET	i i	1	· ↓L. ¹
1	M	05. 09. 17. 1	SLFCK 10 • CODE 141		00.04.51.0	01.109- 1
1			SIG RET	1 1	1	1 1
	N	05, 09, 17, 1	SLFCK 11 * CODE 052	1	00.04.50.0	01J08-
ļ		1	SIG RET	1	1	
1	P	05 00 17 1	SLFCK 11 * CODE 156		00. 04. 55.0	01.507-
1	P	05. 09. 17. 1	l l	1 .	00.04.55.0	
			SIG RET	1 1	1	1
	Q	05. 09. 17. 1	SLFCK 11 • CODE 041	, ,	00.04.50.0	01J08- t
		l	SIG RET	1 1		<u> </u>
	R	05, 09, 17, 1	SLFCK 11 * CODE 145	1 1	00.04.51.0	01,109-
			SIG RET	1 1	. .	1 1
	'	1	1	1 1		
B04-	Α	05. 09. 17. 1	SLFCK 12 • CODE 056	1	00, 04, 50, 0	01.108-
1 1 1 () T	^	05.05.17.1	SIG RET	1	00.04.00.0	
1	_		1	1 1	1 00 04 55 0	01.107
İ	В	05.09.17.1	SLFCK 12 • CODE 162	1	00.04.55.0	01J07-
1			SIG RET	1 1	1	
	C	05. 09. 17. 1	SLFCK 12 * CODE 045		00.04.50.0	01.108-
		•	SIG RET	1 1		1
	D	05. 09. 17. 1	SLFCK 12 * CODE 151		00.04.51.0	01.109-
	••	'3'''	SIG RET		1	
1	-	05 00 10 1			00 04 61 0	
- 1	E	05.09.18.1	SLFCK 13 • CODE 062	-1	00.04.51.0	01.J09-
		l	SIG RET		1	1 .1.
1	F	05.09.18.1	SLFCK 13 * CODE 166	1	00.04.55.0	01J07-
1		1.	SIG RET	1	!	
	(,	15. 09. 18. 1	SLFCK 13 • CODE 051	1	00.04.50.0	01.108-
1	-	1	SIG RET			
1	н	05, 09, 18, 1	SLFCK 13 * CODE 102		00.04.51.0	01109-
ĺ	13	0.0.00.10.1			00.04.31.0	013084
	-	1	SIG RET		1	
J	.J	See Note]	ł	
		1			- 4	1
ı	K	05, 09, 18, 1	SLFCK 14 * CCDE 066		00.04.51.0	01J09-
		i	SIG RET		1	1 4
1	L	05. 09. 18. 1	SLFCK 14 • CODE 208	1	00. 04. 55. 0	01J07-
			SIG RET	i	1	""
1	14	05 09 10 1			00.04.55.0	01107
1	M	05. 09. 18. 1	SLFCK 14 • CODE 172		00.04.55.0	01J07-
- 1		l	SIG RET		1	1
-	N	05. 09. 18. 1	SLFCK 14 * CODE 055	1 1	00.04.50.0	01J08-
		Ī	SIG RET	1 1	1	1 1
1	P	05. 09. 18. 1	SLFCK 15 * CODE 072	1 1	00.04.51.0	01J09-
ŀ	-		SIG RET		1	
	0	1 05 09 10 1	SLFCK 15 • CODE 176		00. 04. 55. 0	
	Q	05.09.18.1		1 1	00.04.55.0	01J07-
1	_	00.00.00	SIG RET	1 1	1 00 04 50 5	-1
	R .	05. 09. 18. 1	SLFCK 15 · CODE 061	i	00.04.50.0	01J08-
		1	SIG RET	I	1	_L_

LN 04.09.04.0

Figure 10-4. Signal Interface List (Sheet 21)

<u></u>	FR	ОМ			777) ,
EDGE C		LOGIC SHEET	SIGNAL NAME	<u> </u>	LOGIC SHEET	PLUG
01B1B0	I-A.	05. 09. 14. 1	SLFCK 1 • CODE 002 SIG RET	Twisted	00.04.50.0	01J∪8- M ⊥ N
	В		SLFCK 1 * CODE 106 SIG RET	Pair 	00.04.51.0	01J09- c
	С	·	SLFCK 1 • CODE 212 SIG RET		00.04.55.0	01J07- k ⊥ m
	D	ľ	SLFCK 1 • CODE 075 SIG RET		00.04.51.0	01J09- S T
	E		SLFCK 2 • CODE 006 SIG RET		00.04.50.0	01J08- S T
i i	F	Ì	SLFCK 2 * CODE 112 SIG RET		00.04.51.0	01J09- R .⊥ h
	G		SLFCK 2 * CODE 216 SIG RET		00, 04, 55, 0	01.J07- n p
	н.		SLFCK 2 * CODE 101 SIG RET		00.04.51.0	01J09- W
	J	See Note				
	к	05. 09. 14. 1	SLFCK 3 * CODE 012 SIG RET		00. 04. 50. 0	01J08- W ⊥ X
	T.		SLFCK 3 * CODE 116 SIG RET		00.04.51.0	01J09- k
	М		SLFCK 3 • CODE 001 SIG RET		00. 04. 50. 0	01J08- K
	N		SLFCK 3 • CODE 105 SIG RET		00.04.51.0	01J09- a
	Р	05. 09. 15. 1	SLFCK 4 * CODE 016 SIG RET		00.04.50.0	01J08- a _L b
	Q	·	SLFCK 4 * CODE 122 SIG RET		00.04.51.0	01J09- q
-	R		SLFCK 4 * CODE 005 SIG RET		00. 04. 50. 0	01J08- P R
0111110	2-A	05, 09, 15, 1	SLFCK 4 * CODE 111 SIG RET		00.04.51.0	01J09- e ⊥ f
	В		SLFCK 5 * CODE 022 SIG RET		00.04.50.0	01J08- e
	С		SLFCK 5 * CODE 126 SIG RET		00.04.51.0	01J09- u v
	D		SLFCK 5 • CODE 011 SIG RET		00, 04, 50, 0	01 <u>10</u> 8- U
	E		SLFCK 5 * CODE 115 SIG RET		00.04.51.0	01709- 1
	F		SLFCK 6 * CODE 026 SIG RET		00. 04. 50. 0	01108- 1
	G		SLFCX 6 • CODE 132 SIG RET		00.04.51.0	01J09- y
	н		SLFCK 6 • CODE 015 SIG RET		00. 04. 50. 0	01J08- Y
	л	See Note				
	к	05.09.15.1	SLFCK 6 • CODE 121 SIG RET		00.04.51.0	01J09- n p
	ı.	05. 09. 16. 1	SLFCK 7 * CODE 032 SIG RET		00.04.50.0	01√08- n ⊥ P
	M		SLFCK 7 * CODE 136 SIG RET		00.04.51.0	01J09- MM ⊥ NN
	N		SLFCK 7 • CODE 021 SIG RET		00.04.50.0	01J08- c
	P		SLFCK 7 • CODE 125 SIG RET		00.04.51.0	01.J09- s t
	Q		SLFCK 8 * CODE 036 SIG RET		00. 04. 50. 0	01J08- a
	R		SLFCK 8 • CODE 142 SIG RET		.00. 04. 51. 0	01 <u>J0</u> 9- GG Нн
L		<u> </u>	<u> </u>			

LN 04. 09. 05. 0

Figure 10-4. Signal Interface List (Sheet 22)

FR	ROM	_		TO	
EDGE CONN.	LOGIC SHEET	SIGNAL NAME		LOGIC SHEET	PLUG
01B1A04-A	05. 09. 16. 1	SLICK 8 INTERRUPT 8	Twisted	00.04.52.0	01J10- w
В		SIG RET SLFCK 9 • INTERRUPT 9	Pair		х У ,
С	05. 09. 17. 1	SIG RET SLFCK 10 * INTERRUPT 10 SIG RET			Z AA
D	ļ į	SLFCK 11 * INTERRUPT 11 SIG RET			BB CC DD
E		SLFCK 12 • INTERRUPT 12 SIG RET			EE FF
F	05. 09. 18. 1	SLFCK 13 * INTERRUPT 13 SIG RET			GG HH
G		SLFCK 14 * INTERRUPT 14 SIG RET			JJ KK
н		SLFCK 15 * INTERRUPT 15 SIG RET		1	LL MM
J	See Note				
K	05. 09. 13. 1	PTC PIO SLFCK SIG RET		00.04.55.0	01J07- LL MM 01J13- a
01B1C01-A	05.09.12.1	SLFCK DA SLFCK 11 * CODE 076	7 wisted	00.04.51.0	01J13- a 01J09- U
uibicui-A	05. 09. 17. 1	SIG RET SLFCK 12 • CODE 202	Pair	00. 04. 55. 0	01J07- K
C	05, 09, 16, 1	SIG RET SLFCK 9 • CODE 065		00. 04. 51. 0	h 01J09- H
D	05. 09. 12. 1	SIG RET SLFCK DISC OUT 1		00. 04. 52. 0	Ј 01 J10- Н
E	1	SIG RET SLFCK DISC OUT 2			ј К
F		SIG RET SLFCK DISC OUT 3			L M
G		SIG RET SLFCK DISC OUT 4			N P R
н		SIC RET SLFCK DISC OUT 5 SIG RET			S
J	See Note	SIG NET			
к	05. 09. 12. 1	SLFCK DISC OUT 6 SIG RET		1 1	⊥ v
L		SLFCK DISC IN 1 SIG RET		00.04.52.0	01J11- w
М		SLFCK DISC IN 2 SIG RET			y z
N P		SLFCK DISC IN 3 SIG RET SLFCK DISC IN 4			AA BB CC
Q		SLFCK DISC IN 4 SIG RET SLFCK DISC IN 5			DD EE
		SIG RET SLFCK DISC IN 6			FF GG
"	,	SIG RET		<u> </u>	— нн
01B1D04-A	05. 09. 15. 1	A5 PTC SLFCK SIG RET		00. 04. 55. 0	01J07- y
В		A6 PTC SLFCK SIG RET			AA BB
	05.09.16.1	A7 PTC SLFCK SIG RET			DD EE
D E		A8 PTC SLFCK SIG RET A9 PTC SLFCK			FF
	See Note	SIG RET			T HH
	1	l			

LN 04.09.06.0

Figure 10-4. Signal Interface List (Sheet 23)

FRO			<u> </u>		ro	
EDGE CONN.	LOGIC SHEET	SIGNAL NAME		LOGIC SHEET	PLUG	
01B1C02-A	05. 09. 14. 1	DATA B SLFCK		04. 11. 01.0	01.112-	n
B	1 1	DATA A SLECK		i ı	1 : 1	р
C	-L-	DATA 8 SLFCK	l .	·	1 !	q
	05. 09. 15. 1	DATA 4 SLFCK	j			F
E	· 1	DATA 2 SLFCK	l			8
F		DATA 1 SLFCK			1 1	t
G	05. 09. 16. 1	DATA C SLECK		1		u
н	05. 09. 14. 1	UC SHIFT MAGSLFCK	•	04.09.01.0	01J13-	S
	See Note		j	i .	1 1	
K	05. 09. 14. 1	LC SHIFT MAGSLFCK	1			Τ
L		RI SLFCK	İ		1	E
M	05. 09. 15. 1	R2 SLFCK	\$		ł I.	F
		R2A SLFCK			1	D
P	as as [⊥]	R5 SLFCK	1		1	H
Q	05. 09. 16. 1	TI SLFCK	1		1 . 1	C
-L R	-	CARR CTRL SLFCK	.		01J12-	V
0171000	05 00 10 1	TO STROY				
01B1C02-A	05. 09. 16. 1	T2 SLFCK			01.J13-	A
B		PR CHECK RST SLFCK		04. 11. 01. 0	01J12-	B
C	05. 09. 17. 1	CK MAG SLFCK		04.09.01.0	01.J13-	В
D	05. 09. 17. 1	BLOCK DATA SLFCK]	04.11.01.0	01.112-	D
E		TAB MAG SLFCK PRINT INSTR SLFCK	1	04.09.01.0	1	L
F	Į į		l I	04. 11. 01. 1	1	K
G	1	INDEX MAG SLFCK	!	01.09.01.0	T .	R
H	San Nila	PROCESS D CYCLE SC	!	u4. 11. 01. 0	01.J12-	F
	See Note	DED MAC SI POU	j	04 00 01 0	1	
K	05. 09. 17. 1 05. 09. 18. 1	RED MAG SLFCK BLK MAG SLFCK		04.09.01.0	1	Ü
L	03.09.18.1	CARR RET MAG SLCK			01.J13-	V
M	1 1	SPACE MAG SLECK			01J13- 01J13-	P
N P	05. 09. 12. 1	SLFCK PROC RELEASE	ł	04. 11. 01. 0		M
I - 1	03.03.12.1	SLFCK Y		04. 09. 01. 0	01J12- 01J13-	D
QR	1 1	SLFCK 1 C		04.09.01.0		Y
K K	_ 1	Shrek He		<u> </u>	01J13-	C :
01B1C04-A	05. 09. 12. 1	SLFCK PARITY CHECK	1	04. 11. 01. 0	01J12-	Α
OIBICOT-A	03.03.12.1	1 DB		04. 09. 01. 0	01312-	b
	1	CARR BUSY		04.03.01.0	01312-	BB
b		DE DOS	i		01J13-	e
E	1 1	₽.F			0.01.0	í
F		PRINT READY	1	04. 11. 01. 0	01J12-	E
G		RUN LATCH	1	04. 11. 01. 0	1 01018-	y
H		CHAN 12	1	04. 11. 01. 0	1 1	ממ
j	see Note	Chart, 12	1	-		טט
ĸ	05. 09. 14. 1	SLFCK 1 * INTERRUPT 1	Twisted	00, 04, 52, 0	01J10-	σ.
	1	SIG RET	Pair	1	1	g h
L	1 1	SLFCK 2 * INTERRUPT 2			1 . i	ï
		SIG RET			j l	i
М		SLFCK 3 * INTERRUPT 3			1 [k
"		SIG RET				m
N	05, 09, 15, 1	SLFCK 4 * INTERRUPT 4				n
'*		SIG RET	-		1 1	P
P		SLFCK 5 * INTERRUPT 5]	q
	1 1	SIG RET		'	<u> </u>	ř
		SLFCK 6 * INTERRUPT 6] .	•
	ا ل	SIG RET			1 1	ī
R	05. 09. 16.	SLFCK 7 * INTERRUPT 7				ù
"	70.00.10.1	SIG RET		1]	- v
01TB02- 12	00, 03, 30, 0	EOSW		00, 04, 53, 0	01J11-	•
	00.03.30.0	EOSWN		00. 04. 53. 0	""	ĭ
01.111- u 01.11102- 13	00. 03. 30. 0	ECSET		00.04.53.0	1 _L	v
1 41 1042, 19	·············		L			•

LN 04.09.07.0

Figure 10-4. Signal Interface List (Sheet 24)

	FROM			то		
EDGE CONN	LOGIC SHEET	SIGNAL NAME	VIA	LOGIC SHEET	PLUG	
01B2C01-A	05, 10, 05, 1	PEN UP	01P17-9		01A1P5- 9	
l B	1	PEN DOWN	1 10	REFER TO	10	
llc		DRUM UP PLOT	1	INSTRUC TION	1	
l b	· 1	DRUM DOWN PLOT	2	MANUAL FOR	2	
l E	i i	CARR RIGHT PLOT	4 1	CALCOMP	4	
F	1 1	CARR LEFT PLOT	3	DIGITAL] 3	
G		SPARE	11	INCREMENTAL	11	
1 н		SPARE	12	PLO1 TER	12	
j	05. 10. 05. 1	EXT GND	15	MODEL	1 15	
lικ		SPARE	7	565	7	
l i.		1 1	l å		1 8	
l M	,	'	l š		6	
N		<u> </u>	5		5	
6	1 1	CHASSIS	14		1 14	
1 1 5		SPARE	13		13	
⊥ Ř	1 1	SPARE	⊥ 16 l		16	

LN 04. 10. 01. 0

	FR	OM		TO		REFERENCE
EDGE	E CONN.	LOGIC SHEET	SIGNAL NAME	PLUG	MATE	LOGIC SHEET
01132	B01-A	05. 10. 01. 1	CODE 140	01PI6- T	02J13- T	05. 08. 06. 1
1 1	В	1 .	CODE 144	ט יַ	ט ן	
l ł	С		CODE 150	1 i v	v) <u> </u>
	D	1	BG 6	w	w	05. 05. 25. 1
[E		PC B	x	' x	05. 06. 08. 1
i i	F	ł <u></u>	BG 12	Y	Y	05. 05. 26. 1
1 : 1	G	05, 10, 04, 1	FREE RUN SS	l z	}	05. 15. 03. 1
	Н		SPARE	l la	a	1
l i	J	ĺ	1	D	[b	1 1
l]	K	l I.		c	c	1 1
1	L	i i	1 1	d	d	
1 -1	M	l i	1 1	e	e	
	N	ł (1 1		1 1	1 . 1
]	P		1 1		l g	1 1
1	ò			1 h	l h	I I
1 _!	_ Ř	1 1	<u> </u>	1 1 1	1 1	1 <u>L</u>

LN 04. 10. 02. 0

6900505-REL (66118KR)

Figure 10-4. Signal Interface List (Sheet 26)

FRO	OM		то		
DGE CONN.	LOGIC SHEET	SIGNAL NAME	VIA	LOGIC SHEET	PLUG
01B3C01-A	05. 11. 13. 1	DATA 1	01J05- t		P5- t
B	05. 11. 13. 1	2	1 8	1	1 8
C	05. 11. 14. 1	4	r		r
D	1	8	q		i q
E F		Α	j p		р
	05. 11. 15. 1	B	n	1	n
G	05. 11. 16. 1	C	u	1	l lu
Н	05. 11. 08. 1	TIME 015-030	G		G
K	1	060-090	н	1	н
L		090-000	d		d
M	<u> </u>	105-000	c	1	C
N	05. 11. 17. 1	PRINT READY	E	1	E
P	05. 11. 02. 1	PROC RELEASE	D	1	D
Q	05. 11. 07. 1	PARITY CHECK	A		A
R	05. 11. 15. 1	CARR BUSY	— вв		—I— BB
01B3C02-A	05, 11, 16, 1	BLOCK DATA	01J05- R	i	P5- R
, B	05. 11. 15. 1	CARR CH 12	, DD		מם
i c	05. 11. 06. 1	SP SUPP MOD	M	I	M
D	05. 11. 17. 1	RUN LATCH	y	1	jу
E	05.11.02.1	DT OFF	z		z
F	1	START RST	S		8
G		POWER ON RST	х		x
Н -		PR CHECK RESET	В	1	В
K	05. 11. 01. 1	CARR CONTROL	. v		v
L	05. 11. 01. 1	PRINT INSTR	K	1	K
M	05. 11. 02. 1	PROC +D CYCLE	F		
N		SPARE	AA]	AA
P		SPARE	CC		CC
Q	05. 11. 17. 1	I/O CHK STP SW ON	С		T C
_ R		SPARE	L	1	L

LN 04.11.01.0

Figure 10-4. Signal Interface List (Sheet 27)

	ROM		то		REFERENCE
EDGE CONN.	LOGIC SHEET	SIGNAL NAME	PLUG	MATE	LOGIC SHEET
O1BJAG2-A	05.11.03.1	DATA BIT SIGN 1 2 3 4 5 6 7	01P15- A B C D E F G H	02J12- A B C D E F G H	05. 13. 10. 1
K L M N P Q R	05.11.04.1	SPARE DATA BIT 8 9 10 11 12 13 14	Z K L M N P P R	K L M N P R	05, 13, 11, 1
01B3A03-A C	05. 11. 04. 1 05. 11. 05. 1 2 05. 11. 05. 1 05. 11. 06. 1 05. 11. 06. 1 05. 11. 01. 1	DATA BIT 15 16 17 18 19 20 21 22 SPARE DATA BIT 23 24 25 CODE 164 170 160	O1P15-T U V W X Y Z a AA b c d e f	02.J12- T U W X Y Z a AA b c d e f	05. 13. 11. 1 05. 13. 12. 1 05. 13. 12. 1 05. 08. 07. 1
R 01B3A04-A B C D E F G H J K L M	05. 11. 01. 1 05. 11. 06. 1 05. 11. 07. 1 05. 11. 07. 1 05. 11. 07. 1 05. 11. 17. 1 05. 11. 17. 1	PRS -Y CODE 774 SPARE SPARE BG 10 BG 8 BG 9 +Y CODE 774 MACH RST 500 CPS MV PRNTR READY FREE RUN SS NT SPARE	01P15- i	h 02J12- i j J m n p k q r s t	05. 07. 03. 1 05. 08. 02. 2 05. 05. 26. 1 05. 05. 25. 1 05. 05. 26. 1 05. 08. 02. 2 05. 04. 01. 1 05. 15. 03. 1 00. 04. 15. 3 05. 15. 03. 1
EDGG CO TT. 01B3 D 07 (8	LOGIC SHEET 05.11.02.1	SIGNAL NAME VIA PRNTR HAMMER 01 1802-14 HOLD	PLUG 01P11-P	MATE 02.J2-P	REFERENCE LOGIC SILEET 00. 03, 50. 0

LN 04.11.02.0

Figure 10-4. Signal Interface List (Sheet 28)

l .	FROM		· 1	1 '	10
EDGE CON!		SIGNAL NAME	VIA	LOGIC SHEET	PLUG
03B8B01-A	05. 13, 10. 1	A, S IND	03P17-B	00. 04. 05. 0	J1-B
B	1	DLA 2	D	1 1	l l D
C	05. 13. 09. 1	3	F	1 1	F
D	05. 13. 10. 1	1 4	H-	1 1	н
E		5	K		K
F	100.00	6 7	M	1	M P
G H	05. 13. 09. 1 05. 13. 10. 1	1 8	P		s
l i	03. 13. 10. 1	l l g	U U	1	ไ บ็
l K	1 1	1 10	l i w	1 1	llw
L	05. 13. 09. 1	l l ii	l W	1 1	l I Ÿ
M		1 12	a	! !	ه ا ا
N	05. 13. 11. 1	1 13	c	j	- c
P	100.7	14	l l à		l A
. Q	05, 13, 09, 1	15	l l c	Į į	C
· · R	05. 13. 11. 1	16	l ⊥ ĕ	<u> </u>	⊥ E
•	300.00	1	1		1
03B6B02-A	05. 13. 11. 1	DLA 17 IND	03P17-G	00. 04. 05. 0	J1-G
l B		18	ı J	1	1
C	05. 13. 69. 1	19	L		L
ע	05. 13. 11. 1	20	N	1 1	N
E	1 1	21	R	<u> </u>	R
F	4	22	1 т	1 1	(T
G	05.13,09.1	23	V		\ \ V
H	05. 13. 11. 1	24	X	1 !	
J	05. 13. 12. 1	25	Z	1 1	Z
Х		26	b) b
L	05. 13. 09. 1	27	e		l e
M	05. 13. 12. 1	28	\	\	}
N.		29	i		
P		30	k		k
Q		ACCO IND	j n		l n
—— R	95. 13. 12. 1	ACC1 IND	<u> </u> q	-	1 T q
0200002	05. 13. 08. 1	DLB 1 IND	03Р17- в	00. 04. 05.0	J1- B
03B8B03-А В		DLB 1 IND		00.04.03.0	JI-B
"c		3	l u	1 1	w
a		4	i ÿ		l v
E		5	المما	1 1	l ÁA
F		6	l cc	1 1	CC
i i	l i	l j ž	EE		EE
11		l i s	ا ا م		l l a
		9	l i		i
к	1 1	10	h	1 1	h
L		11	j		j
M		12	m	1 1	m
) N	· }	13	P		P
P		14	- I r		lir
Q		15	1 1		t
1 - R	+	16	- - v	<u> </u>	- v
1	05 .0 00 .	DI D 12 1115	02717 -	00.04.05.0	J1- x
03B8H04-A		DLB 17 IND	03P17- x	00.04.05.0	JI-X
B		18 19	BB		BB
CD		20	DD		DD
E		1 21	FF		FF
F		AI 0 IND	GG		GG
l G			Н Н Н	1	нн
l i		1 2			JJ
j		3	КК	1 1	КК
К		1 1 4	LL		LL
\ \ i	,	LAMP TEST CE 3	<u> </u>		<u> </u>

LN 04.13.01.0

Figure 10-4. Signal Interface List (Sheet 29)

FF	FROM			Τ	TO ·	
EDGE CONN.	LOGIC SHEET	SIGNAL NAME	VIA	LOGIC SHEET	PLUG	
03B8D01-A	05. 13. 02. 1	DATA 1 IND I	02J16-B	00.04.15.0	PI-B	
) ; B	, ,	DATA 1 IND 2	, A	1	l A	
l c	'	DATA 2 IND 1	a l	l . i	D	
1 D	l i	DATA 2 IND 2	C		l c	
E]	DATA 3 IND 1	F	l	C F	
F		DATA 3 IND 2	E	i	E	
l 6		DATA 4 IND 1	Й	į į	Ĥ	
) H	<u> </u>	DATA 4 IND 2	l "G		Ğ	
;	05. 13. 03. 1	DATA 5 IND 1	l ĸ	1	K	
ĸ	03. 13. 03. 1	DATA 5 IND 2	l î			
1		DATA 6 IND 1	M		M	
M	1	DATA 6 IND 2	Ĺ		L	
N	l i	DATA 7 IND 1	P		P	
P	<u> </u>	DATA 7 IND 2	N		N	
_	ļ		s	j } .	s	
Q	1	DATA 8 IND 1	3 		l ↓ s R	
- R	<u> </u>	DATA 8 IND 2	К		R	
03B8D02-A	05, 13, 04, 1	DATA 9 IND 1	02J16-U	00. 04. 15. 0	P1-U	
B	00.10.04.1	DATA 9 IND 2	T	00.01.10.0	ı T	
l : "c"		DATA 10 IND 1	l iw		w	
) b	!	DATA 10 IND 2	ÿ		l V	
É	1	DATA 11 IND 1	Ý		. Y	
ř		DATA 11 IND 2	x		x	
l ;	1	DATA 12 IND 1	a		a	
1 1		DATA 12 IND 2	ı z		Z	
	05, 13, 05, 1	DATA 13 IND 1	L C			
l k	1 13. 13. 03. 1	DATA 13 IND 2		1	- h	
ì . î.	05. 13. 14. 1	DISCR IN 15W	02J18-e	00. 04. 15. 3	P3-e	
1 - 1	113. 13. 14. 1			00.04.15.3		
M	l i	DISCR IN 2 SW	c		c a	
P	1	DISCR IN 3 SW	a Y	1	Ϋ́Υ	
1	!	DISCR IN 4 SW	v	1	l w	
<u>ନ</u>		DISCR IN 5 SW	L w		1 17	
R	1	DISCR IN 6 SW	 0	·		
. 03B8D03-A	05, 13, 07, 1	OPI IND 1	· 02.J16-e	00, 04, 15, 0	Pl-e	
13 B	1	OPI IND 2	1 d		ı d	
- "C"	1 :	OP2 IND 1	g		g	
g		OP2 IND 2			î l	
E		OP3 IND 1			l l i	
F		OP3 IND 2	h		h	
l ii		OP4 IND 1	k		k	
l ii		OP4 IND 2	<u> </u>		1 1 i	
1 1 3	05, 13, 01, 1	MEM REG SW	02J19- U	00. 04. 15. 2	P4-U	
K		TR REG SW	ı v	-1	⊥. v	
l L		ERROR RST SW	52J17-FF	00.04.15.1	P2-FF	
M	1	CST IND 1	02.J19-h	00.04.15.2	P4-h	
N N	1	CST IND 2	U2.719-11		P4-j	
P	05. 13. 05. 1	MEM BUFF PARIND	62J17-U	00. 04. 15. 1	P2-U	
Q	00. 10. 00. 1	MEM CUFF PAR IND 2	J T		P2-T	
R	1 1	MEM COFF FAR IND 2		·		
						

LN 04, 13, 03. 0

	<u></u>				
FRO		SIGNAL MALES	·	T(
EDGE CONN.	LOGIC SHEET	SIGNAL NAME	VIA	LOGIC SHEET	PLUG
03BaD04-A	05. 13. 16. 1	SW PREG A 1	02J18-B	00. 04. 15. 3	P3-B
B		Bi	i . [p 1	1	P
C		A 2		i	C
D	<u> </u>	B 2	l q 1		i i q
E	05. 13. 17. 1	A 3	Ď		liò
F	1	B 3		1	l r
Ġ	i i	A 4	E	1	E
H H		B 4	6	1	s
	1 1			į.	F
J	!	A 5	F		
K		B 5	l t	i	t t
L	05.1 3. 18. 1	A 6	G	ł ,	· G
M	i :	B 6	u	i i	u
N	i l) A7	н	i	H
P	i i	B7		1	l v
· Q		A 8	J	ł	l J
→ R		_L B8	w		w
	1				"
03B8E94-A	05. 13. 20. 1	SW PREG A 9	02 J16-K	00.04.15.3	P3-K
1 B		I B9	1 x	VV. V1. 10. U	1 x
c]	A 10	ìì	i i	l lî
D	1 4	B 10	1 : I		1 L
E	05, 13, 19, 1	AII	M	1	y M
E	05.13.19.1) '		1 1 '
1		B 11	l z	1	, z
G		A 12	N	ľ	N
н] }	B 12	<u>A</u> A ∫	1	AA
J]	A 13	P		P
-	. 	B 13	BB	i	BB
I.	05. 13, 22. 1	A 14		Į.] R
M	1	Б 14	l cc	1	l cc
N	05. 13. 20. 1	A 15	l · l s l	***	l I s
P		В 15	l do l		l DD
Q	05, 13, 21, 1	A 16	Т	1	Т
_L _		B 16	EE		L EE
•		1			"-
03BSE05-A	95. 13. 21. 1	SW PREG A 17	02.J18-V	00. 04. 15. 3	P3-V
I B	33. 13. 21. 1	1 B 17	I FF	00.04.15.5	1 FF
1 .] !	A 18	l		l k
C	}		X		
D	1	B 18	GG	ł	GG
E		A 19			Z
F		В 19	нн		нн
G	05, 13, 14, 1	Λ 20	b		Ь
н		B 20	1.1		JJ
J		A 21			d
K I		B 21	КК		КК
i.	05, 13, 15, 1	A 22] i		1 1
M		I: 22	LL		LL
N	(l λ 23	l k		l l k
'P		B 23	ММ		MM
i é	1 1	A 24	l l i i		1 1 1
R		B 24	\perp \perp $\stackrel{'}{\sim}$ $_{NN}$		I I NN
11		P 27			l —
03B8F05-A	05. 13. 15. 1	SW PREG A 25	02.118-m	00. 04. 15. 3	P3-m
	U3. 13. 15. 1		1/2/17/-m	UU. UT. 13. J	P3-m
B	l as -1 -	B 25			1 1
C	05. 13. 16. 1	A SGN	A	i	Α
D		B SGN	m		± n.
E	05.13.01.1	PAR ERROR IND	∩2J17-W	00. 04. 15. 1	P2-W
					<u> </u>

LN 04.13.04.0

Figure 10-4. Signal Interface List (Sheet 31)

	ОМ		<u> </u>	то		
EDGE CONN.	LOGIC SHEET	SIGNAL NAME	·	LOGIC SHEET	PLUG	
03BH- D05-A	05. 13. 14. 1	DISCR IN I	Twisted	00.04.53.0	9009J4- w	
B C D E		SIG RET DISCR IN 2 SIG RET DISCR IN 3 SIG RET DISCR IN 4 SIG RET DISCR IN 5 SIG RET DISCR IN 5	Pair		x y z AA BB CC DD EE FF GG	
-		SIG RET	1 -		НН —	

LN 04. 13. 05. 0

FRO	OM		TO		REFERENCE
EDGE CONN.	LOGIC SHEET	SIGNAL NAME	JACK	MATE	LOGIC SHEET
03B8F02-A	04.13.10.1	DATA BIT SIGN	02J12- A	01P15- A	05. 11. 03. 1
B C D E F G H J K L M N P Q R	04. 13. 11. 1	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	B C D E F G H K L M N P R S	B C D E F G H K L M N P R S T	05. 11. 04. 1
O3B8F03-A B C D E F G H J K	04. 13. 11. 1 04. 13. 11. 1 04. 13. 12. 1	DATA BIT 16 17 18 19 20 21 22 23 24 25 SPARE	O2J:2- U V X Y Z a b c d J	O1P15-U W X Z a b c d J	05. 11. 05. 1 05. 11. 66. 1 05. 11. 06. 1

LN 04.13.06.0

Figure 10-4. Signal Interface List (Sheet 33)

FRO	OM			TO	, -
EDGE CONN.	LOGIC SHEET	SIGNAL NAME	T VIA	LOGIC SHEET	PLUG
03B7B01-A	05, 14, 06, 1	SW ERR RST	02J9- c	00.04.10.0	P6-c
B	05, 14, 21, 1	SW SGDTC NOT	l h	1	l h
C	05. 14. 21. 1	SW SGDTC] i	}	1 i 1
מן ו	05. 14. 23. 1	SW RPT			l g
E	05. 14. 23. 1	SW RPT NOT	1 1 1	[[i
F	05, 14, 01, 1	TPE IND	d		d
G	05. 14. 07. 1	TR SYL 1 PB IND	b	00.04.10.1	b
H	05, 14, 08, 1	TR SYL 0 PB IND	a		a
]]]	05. 14. 10. 1	SER PB IND 1	n :	00. 04. 10. 0	. n
K	05. 14. 10. 1	SER PB IND 2	p	l l] P
L.	05. 14. 17. 1	SPE IND	9		e
M	05. 14. 23. 1	DTRPT IND	k	1 1	k
i i N	05. 14. 23. 1	DTRPT NOT IND	m		m
P	05. 14. 07. 1	SW LAMP TEST 2	<u>—</u> к		<u> </u>
03B7A01-A	05, 14, 02, 1	TRACK I	03P16- 1	Reference RHEE	M 03A2J1-1
l B	1	1 2	2	TAPE READER	1 2
	05, 14, 03, 1	3	3	MAINTENANCE	. 3
D	1	4	4	MANUAL	4
E	05. 14. 04. 1	5	5	MODEL RR-1002B	. L, R 5
F	1 +	6	6	1	6
G	05. 14. 06. 1	7	7		7
н	+	}	1 - "		- 8
03B7B0 2 -A	05, 14, 02, 1	CHANL 1 NOT	03P15- A	00. 04. 05. 2	J4- A
B	1 00.14.		l i c		ic
	05, 14, 03, 1	1 1 3	l E	1	Ē
a	1	4	G		Ğ
E	05. 14. 04. 1	5	[J]		J
F	1	1 6	L		L
G	05. 14. 06. 1	SEQ BIT NOT			D
j - H	-	TAPB NOT	_ F		F [
03B7C03-A	05, 14, 05, 1	SW TRCH 1 - 01	03.10- a	00.04.01.1	P2-a
1 B	00.11.00.1	SW TRCH 2 - 01	1 0	1	-
l ë	i i	SW TRCH 3 - 01			e
l D	1 1	SW TRCH 4 - 01			l g
1 E	1 1	SW TRCH 5 - 01	<u> </u>	-	i
0207-001-4	05 14 05 1	CHI TOCH 1 00	02.J9- L	00.04.10.2	P6-L
03B7C01-A	05. 14. 05. 1	SW TRCH 1 - 02 SW TRCH 2 - 02	02.19- L K	00.04.10.2	PO-L ! K
		SW TRCH 3 - 02	J		j
a		SW TRCH 402	н		н
E		SW TRCH 5 - C2	G		Ğ
1 1 F	1 -	SW TRCH 6 - 02	F		<u> </u>
					<u>.</u>
03B7C03- F	05. 14. 15. 1	2 to SEVEN IND	03.J10- U	00.04.01.1	P2-U
G		2 to EIGHT IND	9		q
H	1.	2 to NINE IND 2 to TEN IND	r		
K	1	2 to ELEVEN IND		[]	1 1
1 - "		2 to Edd to 11.			
L	<u> </u>			·	

LN 04. 14. 01. 0

Figure 10-4. Signal Interface List (Sheet 34)

· ·			· · · · · · · · · · · · · · · · · · ·		
	ROM		# .	7	O
EDGE CONN.	LOGIC SHEET	SIGNAL NAME:	VIA	LOGIC SHEET	PLUG
03BcC01-A	05. 15. 01. 1 05. 15. 01. 1	SW ML SW DD	03J10- A	00. 04. 01. 1	P2-A
C B	05. 15. 01. 1	START	B	i	B
D	113. 13. 17. 1	START NOT	C	·	C
E		ADV NOT	D		D
F	·	ADV	· E		E
G	05, 15, 01, 1	MAN	G		F
	05. 15. 01. 1	AUTO	н	j .	G H
,	05. 15. 18. 1	STOP	J]]]
K	05. 15. 16. 1	L TA PWR	L		
lii	05. 15. 21. 1	TA PWR RLY GRD	N	;	l N
M	05. 15. 20. 1	SW LAMP TEST 1A	P		P
S	05. 15. 03. 1	FR SS NOT	l s	?	s
P	05. 15. 14. 1	FRTR	x		X
Q	05. 15. 15. 1	DIR	l v		l î
⊢ ⊥ Ř	05. 15. 15. 1	DIR NOT	l w		l i w
03B6C02-A	05. 15. 17. 1	FRTR NOT	Ÿ		ΙİΫ
3	05. 15. 19. 1	VER ONLY NOT	Z		l ż
C	05. 15. 19. 1	VER ONLY	AA		I ÃA
D	05. 15. 05. 1	SEL ADR	ВВ	l i	BB
Ε	05. 15. 02. 1	FRR TEST	מת		DD
F	05. 15. (2. 1	ERR TEST NOT	EE		EE
G	05, 15, 13, 1	RESET 2	. IIH) HH
Н	05. 15. 01. 1	LAMP TEST 1	· r		l T
<u> </u>	05, 15, 13, 1	⊥ TRGB9	GG ا	<u> </u>	⊥ GG
03B6B01-A	05. 15. 20. 1	DD IND	A -لان.03	00. 04. 01. 0	PI-A
В	05. 15. 01. 1	ML IND	B.	ı	В
r	05, 15, 16, 1	START IND 2	C		c
L D	05, 15, 16, 1	START IND 1	, D		D
<u>E</u>	05, 15, 15, 1	ADV IND 2	. E		l E
F	05, 15, 15, 1	ADV IND 1	F	,	F
G	05. 15. 29. 1	MAN_IND	G		G
1 1	05. 15. 01. 1	AUTO IND	ਮ		н
	05. 15. 16. 1	STOP IND 2	J		
K	05, 15, 16, 1	STOP IND 1	K		ļκ
L	05. 15. 15. 1	RVS IND	N		N
M	05. 15. 15. 1	FWD IND	P		P
P	95, 15, 19, 1	VER ONLY IND B	R		R
1 1 0	05. 15. 19. 1 05. 15. 05. 1	VER ONLY IND A	\int_{T}^{S}		. <u>S</u>
1 - 4	1 03. 13. 03. 1	SEL ADR IND	r	4	T
03В6В02-Л	05, 15, 02, 1	SW IA	02J9- r	00.04.10.0	P6-r
В	05. 15. 02. 1	SW IA NOT	1 9	00.04.10.0	
С	05. 15. 03, 1	SW RESET 1	м	00. 04. 10. 2	l q M
(D	05. 15. 03. 1	SW START SS	Ä	00. 04. 10. 3	
Ε	05. 15. 21, 1	SW LAMP TEST 2A	v	00. 04. 10. 0	🗘
L	05. 15. 20, 1	SW TR RST	j	1	1 1 i
M	05. 15. 21, 1	IA COMP IND	i		I I i
N	05. 15. 21. 1	DA COMP IND	8		
P	05. 15. 22. 1	SEI IND	LL	1	LL
L Q	05. 15. 22. 1	SE2_IND			L MM
1 <u> </u>	J US. 15. 22. 1	SEZ IND	<u> </u>		<u> </u>

LN 04.15.01.0

Figure 10-4. Signal Interface List (Sheet 35)

F	ROM				TO
EDGE CONN.	LOGIC SHEET	SIGNAL NAME	VIA	LOGIC SHEET	PLUG
03B6 D03- A B C D E F G H J K L M N P Q R	05. 15. 03. 1 05. 15. 04. 1 05. 15. 04. 1 05. 15. 05. 1 05. 15. 05. 1 05. 15. 07. 1 05. 15. 11. 1 05. 15. 11. 1 05. 15. 12. 1	500 CPS MV TRCP 1 A 2 A 3 A 4 A 10 CPS MV TRCB 1 A 2 A 3 A 4 A 5 A 6 A 7 A 8 A 8 A 9 A SPARE	O3P15- K N R T U M V W X Y Z a b c H B	00.04.05.2	03A4J4- K
03B6C03-A	05. 15. 07. 1	TRCP ERR DLY SPARE	03P15- S	00.04.05.2	03A4J4- S P
03B6B03-A R C	05. 15. 03. 1 05. 15. 14. 1 05. 15. 14. 1	FEED TRACK DRIVE LEFT DRIVE RIGHT	02P16- 9 11 10	00, 04, 05, 2 Reference RHEI Tape Reader Maintenance Manual Model RR-1002-	10
03BGA01-A R C D F F G H K L M N P Q R	05. 15. 11. 1 05. 15. 11. 1 05. 15. 12. 1 05. 15. 13. 1 05. 15. 13. 1	SW TRCBI TRCB2 TRCB3 TRCB4 TRCB5 TRCB6 TRCB7 TRCB8 SPARE	02.19- E	00. 64. 10. 2	O2A1P6- E D C B S R P N T U V W X Y Z
03B6A03-A B C D	05. 15. 03. 1 05. 15. 03. 1 05. 15. 17. 1 05. 15. 03. 1	500 CPS MV FREE RUN SS NT 10 CPS MV FREE RUN SS	JACK 02.J12- r 02.J12- t 02.J13- S 02.J13- Z	MATE 01P15- r 01P15- t 01P16- S 01P16- Z	REFERENCE LOGIC SHEET 05.11.07.1 05.11.17.1 05.09.06.1 05.10.04.1

LN 04. 15. 02. 0

Figure 10-4. Signal Interface List (Sheet 36)

			<u> </u>		·
FF	ROM		Ϋ́ΙΑ	TO	
EDGE CONN.	LOGIC SHEET	SIGNAL NAME		LOGIC SHEET	PLUG
03B5B02-A	05. 16. 14. 1	SECK IND	03.J9- U	00.04.01.0	03P1-U
В	05. 16. 09. 1	2 to ZERO	l a		a
C	05. 16. 13. 1	TAADR1	<u> </u>		
D D	1	TAADR2	W		w
· E		TAADR3	X.		X
F }	05. 16. 14. 1	TAADR4	\ <u>Y</u>		Y
G	05. 16. 14. 1	TAADR5) Z	1 1	Z
. н	05. 16. 09. 1	2 TO, ONE]		l g
J	05. 16. 09. 1	2 TO TWO	l l h	1 1 :	h
K	05. 16. 07. 1	2 TO THREE	} 9	1:	q'
	05. 16. 14. 1	SEL CNTR	<u> </u>		r
03B5C03-A	05. 16. 16. 1	TRISI IND	02 J4- C	00. 04. 10. 3	02P1-C
В	1	TRIS2	D		l D
;	ļ.	TRIS3	[E		E
i D		TRIS4	F		F
: E	05. 16. 17. 1	TRA 1	}		G
F	1	TRA 2	H	1 1 .	H
` J	ì	TRA 3	J.		J
. Н		TRA 4	X		K
1	05. 16. 18. 1	TRA ₅ 5	L .		L
. к		TRA 6	M	1 1	, M
L	·	TRA 7	N		N
M	:	TRA 8	P	-	P
10000000	05, 16, 12, 1				
103B5E02-A	03. 10. 12. 1	TRDS 1 IND	02 J4- W	00.04.10.2	P1-W
B		TRDS 2	X		X
Ď	. 3	TRDS 3	Y	.	Ϋ́
E	05. 16. 19. 1	TRDs 4		loo 04 10 0	
F	05. 16. 19. 1	TRSYL 0		00.04.10.3	4
G	05. 16. 15. 1	TRSYL 1	В	00.04.10.3	B
		TRDM 1	<u>q</u>	00.04.10.2	q
H	05. 16. 15. 1	TRDM 0	P.	00.04.10.2	
, K	05. 16. 19. 1	TRIMO IA	R	00.04.10.3	R
, —↓ . ^	05. 16. 19. 1	TRIMI IA	s	00.04.10.3	S LLS

LN 04.16.01.0

Figure 10-4. Signal Interface List (Sheet 37)

FRO	OM	•		TC)
DUE CONN.	LOGIC SHEET	SIGNAL NAME	- VIA	LOGIC SHEET	PLUG
3B5A01-A	05, 16, 01, 1	TR SIGN IND	02.15- A	00.04.10.1	02 P2 - A
1 B	ſ	TRB1	B	1 1	B
l c		TRB2	l l c	i 1	llc
D	l <u>-</u> L .	TRB3	D	i i	D
E	05. 16. 02. 1	TRB4	E	[]	_ F
F	03. 10. 02. 1	TRB5	F	· 1 1 .	E F
G	·		G		G
	l l ·	TRB6		1 1	Н
н		TRB7	H	1 . 1	l n
J	05. 16. 03. 1	TRB8] J	1 1	
К.	1	TRB9	K		K
L	1	TRB10	ll	· ·	L
M	1 <u>1</u>	TRB11	M		M
N	05. 16. 04. 1	TRB12	N	I	N
. Р	1	TRB13	P	· []	i P
Q	\ \ \ '	TRB14	R	1 1	R
l R		TRB15		1 1	l s
"		1	1 -		
3B5A04-A	05. 16. 05. 1	TRB16 IND	02.I5- T	00. 04. 10. 1	02 P2 - T
I B	00: 10: 00: 1	TRB17	U		ו ו
l c	1	TRBIS	l l v		ľľv
d b		TRB19	l w	1 1	l w
E	05, 16, 06, 1	TRB20	l X		l ï
	05. 10. 06. 1		Ŷ	}	ÎÎŶ
F	1 1.	TRB21	1 1	1 1 .	Z
G	1 1	TRB22	Z	·	
H		TRB23	ä		a
J	05. 16. 07. 1	TRB24	b		b
K	V5. 16. 07. 1	TRB25	C	. l i	. c
L	05. 16. 01. 1	SW LAMP TEST 2	<u> </u> d		<u> </u> d
03B5B01-A	05. 16. 08. 1	TROA1 IND	02J4- a	00. 04. 10. 2	02P1-a
1 B	03. 10. 09. 1	TROAL	1 0	100.0)
C		TROA3		1 1	ءَ ا
	1	TROA4	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1. 1	۱ ا
D	1 05 16 00 1				"
E	05. 16. 09. 1	TROA5	1 1.8		l e
F	!	TROA6	I		1 1 1
G	<u> </u>	TROA7	4	1 1	j g
H	05. 16. 10. 1	TROA8	h	1 1	h
J	05. 16. 10. 1	TROA9] i	1 1	1 1 1
K	05. 16. 11. 1	TROP1	j	i]] ;
L	1	TROP2] k	1 1] k
M		TROP3	m		m
N		TROP4	i n		n
· · `	\ 	,	, 	_ 	_

LN 04. 16. 02. 0

Figure 10-4. Signal Interface List (Sheet 38)

FR	OM			T	0
EDGE CONN.	LOGIC SHEET	SIGNAL NAME	VIA	LOGIC SHEET	PLUG
02B5C04- A B C D F G H J	05. 20. 13. 1	A1 IND 2 A1 IND 1 A2 IND 2 A2 IND 1 A3 IND 2 A3 IND 1 A4 IND 2 A4 IND 1 A5 IND 2	02J16-m n p q r s t	00. 04. 15. 0	P1-m n p q r s t u
K L M N P Q R		A5 IND 1 A6 IND 2 A6 IND 1 A7 IND 2 A7 IND 1 A8 IND 2 A8 IND 1	w x y z AA BP CC		w x y z AA BB
02B5C03-A _L B	35. 20. 18. 1 —	A9 IND 2 A9 IND 1	02J16-DD — EE	00.04.15.0	P1-DD EE
02B5D04-A B C D F G H J K L N P Q R	B C D IM 0 IND DM 1 IND DM 0 IND DM 0 IND DM 0 IND DM 0 IND DM 0 IND DS 1 IND DS 1 IND DS 2 IND DS 2 IND DS 2 IND DS 2 IND DS 2 IND DS 3 IND DS 3 IND DS 3 IND DS 3 IND DS 4 IND DS 4 IND DS 2 IND DS 4 IND DS 4 IND DS 2 IND DS 4 I	IM 0 IND DM 1 IND DM 0 IND DS 1 IND IS 1 IND DS 2 IND IS 2 IND IS 3 IND IS 3 IND IS 4 IND IS 4 IND SYL 1 IND 2 SYL 1 IND 1 SYL 0 IND 2	02J17-A B C D E F G H J K L M N P R S	00. 04. 15. 1	P2-A B C D E F G H J K L M N P R S
02B5D03-A B C D E F G H J K L M N P Q R	05. 20. 12. 1 05. 20. 11. 1 05. 20. 10. 1 05. 20. 09. 1	IND B 1 IND I 1 B 2 I 2 B 3 I 3 R 4 I 4 B 5 I 5 B 6 I 6 B 7 I 7 B 8 I 8	02J17-X Y Z a b c d e f k h i j k m 1	00. 04. 15. 1	P2-X Y Z a b c d e f g h i j k m n

LN 04.20.01.0

Figure 10-4. Signal Interface List (Sheet 39)

FR	OM			TO	
EDGE COSN.	LOGIC SHEET	SIGNAL NAME	VIA	LOGIC SHEET	PLUG
02B5E04-A B C D E F G H J K L M N P Q R	05. 20. 08. 1 05. 20. 07. 1 05. 20. 06. 1 05. 20. 05. 1	IND B 9 I 9 B 10 I 10 B 11 I 11 B 12 I 12 B 13 I 13 B 14 I 14 B 15 I 15 INT 16 IND 2 INT 16 IND 1	O2J17-p Q r s t u v w x y z AA BB CC DD EE	00.04.15.2	P2-p q r s t u v x y z AA BB CC DD
02B5E03- A B C D E F G H J K L M N P Q R	05. 20. 12. 1 105. 20. 11. 1 05. 20. 10. 1 105. 20. 09. 1 105. 20. 08. 1 105. 20. 07. 1 105. 20. 66. 1 105. 20. 05. 1 105. 20. 20. 1	INH SW 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 INT 16 SW OFF	02J19-A B C D E F G H J K L M N P R S	00. 04. 15. 1	P4-A BCDE FGH JKL MN P R S
02B5F04-A B C	05. 20. 15. 1 1 05. 20. 02. 1	MEM ADD SW HOPSAVE SW INH CTRL OFF	02J19-Y	00.04.15.2	P4-Y
D E F G	05. 20. 18. 1 05. 20. 24. 1 05. 20. 02. 1	LAMP TEST INT 16 SW ON INH CTRL ON	DD b c		DD b

LN 04. 20. 02. 0

1	FRO	OM .		<u> </u>	T	TO
ÉDGE	CONN.	LOGIC SHEET	SIGNAL NAME	~1	LOGIC SHEET	PLUG
[02B5	A04-A	05, 20, 01, 1	INTRPT 1	Twisted Pair	00.04.52.0	9009J3-R
1	1	1	SIG RET	1 1		. į h
1	В		INTRPT 2	1 1		i
1	l j		SIG RET	1 !		j
	С		INTRPT 3			k
	1		SIG RET	1 1		m
1	D		INTRPT 4	1 1		n
1	1		SIG RET	{	1 1	μ
1	E		INTRPT 5	1 1	1 1	q
1	i . i		SIG RET	1 i	l i	r
1	F		INTRPT 6			8
	1 1	ļ	SIG RET			t
1	G	,	INTRPT 7		i i	l u
1			SIG RET	1	1 1	V
1	н	<u> </u>	INTRPT 8		1 1	w
1	ì . ì		SIG RET	1 1.		· X
	J	See Note		1 1	1 1]
1				1	<u> </u>	
1	.к	05. 20. 01. 1	INTRPT 9	1		у
1	!		SIG RET	1	1 1	Z
1	L	1	INTRPT 10			AA
1	l l		SIG RET INTRPT 11	1 1		BB CC
	M	!			1 1	DD
			SIG RET	1 1		EE
1	N.		INTRPT 12	,		FF
1	_		SIG RET			GG
1	P	1	INTRPT 13	1		нн
1	ا م ا		SIG RET			JJ JJ
1	Q	\	INTRPT 14 SIG RET		1 1	KK
1	_	j	INTRPT 15		!	LL
I [−]	L R			1		ММ
1	1		SIG RET			
10000	ایر پ	00.0 3. 60. 0	CHASSIS			PP
03TF		00. 0 3. 00. 0	TESPG	-		, F
03W		,	TESPG		1 1	<u> </u>
1 03 W	W- Zu		IESPG	<u></u>		

LN 04. 20. 03. 0

FRO				T	
EDGE CONN.	LOGIC SHEET	SIGNAL NAME		LOGIC SHEET	PIN
02A4 E01 A	05. 26. 02. 1	X UNITSO DR A	Twisted	01.01.01.0	02A03MBADB-R
E02-A		. O RET A	Pair	1	j , j
E01-B		1 DR A	1 1	1 1	l s
E02-B		1 RETA.	1 1	<u> </u>] { к
E01-C		2 DR A) T
I:02-C		2 RET A	1 1	1	L
E01-D		3 DR A	l I		ט ו
F02-D		3 RET A	1 1	1 1	м
F01-E	·	4 DR A	1	i i	1 1 v
E02-E		4 RET A	1	1 1	N
E01-F		5 DR A	1 1		l w
E02-F]) 5 RET A	.1 1	1 1	1 1 0
E01-G		6 DR A	`I I		X
E02-G		6 RET A	1 1	1	} P
E01-H		7 DR A	1 1		
1:02-11		→ 7 RETA]]	1 !) Q
F.01-J	05, 26, 03, 1	X EIGHTS O DR A	1 I	1 1	
E02-J	1	(ORETA	1 1	1 1	E
E01-K		·1 DR A	1 1	1	B
E02-K		1 RET A	1 1	1 1	F
F:01-L		2 DR A			c
E02-L	i i	2 RET A			G
E01-M	Į į	3 DRA	i l	·	
1:02-M	l.	3 RET A			i H
E01-N		4 DR A	1		02A03MBADB-A
E02-N	ł	4 RET A	1 1		E
E01-P	}	5 DR A	i i		В
E02-P	1	5 RET A	1 1		F
E01-Q	!	6 DR A	1 1	1 1	C
F∩2-Q	1 1	6 RET A	1 1		G
F01-R	i 1 '	7 DRA		1	D
E02-R	<u> </u>	TRETA	}	1 1	н
Eng-v	05. 26. 02. 1	X UNITS 0 DR A			R
E04-A	1 . 1	ORETA			J
E03-B	1 1.	1 DR A			S
E94-B	1 1	1 RET A]		<u> </u>
E03-C	1	2 DR A	1 1		Ţ
E04-C	1	2 RET A	1 1		L
E03-D		3 DR A	1 1	l i	U
E04-D		3 RET A			M
E03-E		4 DR A		1 1	V
E04-E		4 RET A	1 1		. N
E03-F		5 DR A	1 1		W O
E04-F		5 RET A	1		0
E03-G	1 1	6 DR A			X
E04-G	1 1	6 RET A	1 1		
E03-H	1	7 DR A		1 1	T Y
⊥ E04-H	1	⊥ 7 RET A			<u> </u>

LN 04. 26. 01. 0

Figure 10-4. Signal Interface List (Sheet 42)

F	ROM			т	0
DGE CONN.	LOGIC SHEET	SIGNAL NAME		LOGIC SHEET	PIN
2A4 195-A	05. 26. 04. 1	Y UNITS O DR A	Twisted	01.01.01.0	02A3MBBDB-
E06-A		ORETA	Pair	l 1	1
E05-B	i	1 DR A	1	1 1	
E06-B	i i i	1 RET A		l 1	1
E05-C	1 1 . !	2 DR A		1 1	
E06-C	1 1	2 RET A	. 1. 1	1 1	1.
E05- D	1	3 DR A	1 1	1 1	1 1 .
E06- D		3 RET A	.	1 1	1 1
E95-E	l i	4 DR A	{	i I	
1.66-E		4 RET A	. 1 :	1 1	1
E05-F	1 .	5 DR A	· I i		
E':6- E	1 1	5 RET A	. 1 !		1
E05-G		6 DR A	' l i	1 1	!
E96-G	! ! !	6 RET A	. 1	i 1	l i
E05-H	1 1 1	7 DR A	.	} }	1 1
E96-H]	7 RET A	. 1 1		l i
F75-J	05, 26, 05, 1	Y EIGHTS O DR A	' I I	1 1	02A3MBDDB-
F=61	03.20.03.1	O RET A	. 1 1		OZAODDD
E95-K	}	1 DR A	· I I	1 1	1
E96-K	1	1 RET A	. 4 1	1 1	
	1 1	2 DR A	'	l 1	1
Ebs-L			. i	1 1	! }
F96-1		2 RET A	,		
E95-M	1 1	3 DR A	. 1 1	1 1	1 1
E06-M		3 RET A	· []	i i	1
E05-N	1 1 1	4 DR A	. 1 1	1 1	02A3MBBDB-
E06-N		4 RET	\	1 1	1 1
En5- P		5 DR A	1 1		1 1
E06-P	1 1	5 RET A	1	l i	1
E05-Q	1	6 DR A	1 1	į į	1 1
F06-Q	1 1	6 RET A	1 1	1 1	i i
E05-R	1	7 DR A	1 1	1 1	
Ecc-R	/ _ /	7 RET A	1 1	1 1	}
FG7-A	05. 26. 04. 1	Y UNITS 0 DR A	1 1	1 1	1 1
F03-A		1 0 RET A	\	1 1	i i
E67-B	1 1	1 DR A	1	1 1	1
E0:6-B		1 RETA	\ 1 !	1 1	1 1
£67-€	1 1	2 DR A	1 1	1 1	1
Fog. C		2 RET	\		1 1
F07-D		3 DR A	· 1 1	1 1	1 1
Гоя- р		3 RET /			1 1
Г07-Е	'	4 DR A	· 1 1	l i	1 1
E08-E	1	4 RET		1 1	1 1
F67 F	<u> </u>	5 DR A	•	1 . 1	1 !
E08- F	1 1	5 RET	. I I	1 1	1 1
E95- F	1	6 DR A	`	1 1	1 1
	1 1		. I I	1 1	
E08-G	1 1	6 RET	`	1 1	1 1
E07-H		7 DR A	. 1 1	1 1	1 1
E08-H	·	7 RET	` !	1 ——	

LN 04.26.02.0

Figure 10.4. Signal Interface List (Sheet 43)

	OM		~		<u></u>	
DGE CONN	LOGIC SHEET	SIGNAL NA		I	LOGIC SHEET	PIN
2A4 E09-A	05. 26. 06. 1	X UNITS	O DR B	Twisted	01.01.01.0	02A3MBADB- R
E10-A	. 1	1	O RET B	Pair	1	j j
F09-B	1.		1 DRB	1 1	1	S
F.10-B		I	1 RET B			к
F09-C		j	2 DRB	1 .) т
F10-C	1		2 RET B			L
E09-D	ĺ	i	3 DRB	1 1	1 1	U
F:10-D	Ì		3 RET B	1 1) M
E09-E			4 DR B) v
E10-E		j	4 RET B	1 1		N
E09-F	1		5 DRB	1		W
F10-F			5 RET B	1 -1	i i	0
E09-G	.		6 DRB	ł I	† †	X
E10-G		· ·	6 RET B	.]]	1	P
E09-H	1		7 DRB	1 1	1 1 .	Y
E10-H		1	7 REFB	1 1	1 1	٩
1:11-3	05. 26. 07. 1	X EIGHTS	O DR B	1 1		A
F12-J	. 1	1	O RET B	1 1	i l	E
F11-K		j j	1 DRB	1 1	1 1	B
E12-K			1 RET B	1 1	! !	
E11-L		ļ	2 DR B	1 1 '		C
F12-U	1		2 RET B	1 1		G
F11-M	·]	j	3 DR B] }	1	D
F12-M	ł		3 RET B	1. 1		н
EII-N		ļ.	4 DR B			A E
1.12-N			4 RET B	1 1		B
I.11-P			5 DR B	1 1		
1112-P		1	5 RET B	1 (F
E11-Q	1		6 DR B	1 1		
୮12-ର	}		6 RET B	ļ l	1 1	D
E11-R	.		7 DRB	1 1	1	
F12-R	05.00.00.0) V (1)	7 RET B	1		R
1,11-A	05. 26, 06. 1	X UNITS	O DRB	!!!		J
E12-A		1	0 RET B 1 DR B	1 1		s
F11-B			1 RET B		1 1	K
F12-B			2 DR B	1 1		T
EII-C	•		2 RET B]]		Ĺ
E12-C	1	·	3 DR B	1 l	1 1	โ บ็
F11-D		l l	3 RET B	1 !		м
E12-D		1	4 DR B	1	1 1	l v
E11-E		ŀ	4 RET B			N
E12-E E11-F		j	5 DR B	1 1		l w
E12-F		1	5 RET B			
	1		6 DR B]]	}]	$\dot{\mathbf{x}}$
EH-G		1	6 RET B	1 1		P
E12-G		1	7 DR B	1 1	1	Y
E11-H E12-H			7 RET B	1 1	1 1	Q
E16-11	· 		,	· ·		

LN 04. 26. 03. 0

Figure 10-4. Signal Interface List (Sheet 44)

FRO	DM.			τ	0
EDGE CONN.	LOGIC SHEET	SIGNAL NAME	7	LOGIC SHEET	PIN
02A4 E13-A	05. 26. 08. 1	Y UNITS O DR B	Twisted	01.01.01.0	02A03MADDB-R
FÎ4-A	-1	O RET B	Pair	,	1 J
F13-B	l l	1 DR B			s
E14-B	}	1 RET B			ĸ
E13-C	1 l i	2 DR B			T
E14-C		2 RET B	1 1		Ĺ
E13-D	}	3 DR B	1 1]	ו l <u>ت</u>
E14-D	}	3 RET B]]		М
E13-E	1 1	4 DR B	1	ŀ	l v
E14-E		4 RET B	1		N
E13-F		5 DR B		j	l w
E14-F		5 RET B		·	0
E13-G		6 DR B			X
E14-G	1 1	6 RET B	\	\ \ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	P
Е13-Н		7 DR B		1	Y
E14-H		⊥ 7 RET B		1	Q
F.13-J	05. 26. 09. 1	Y EIGHTS O DR B		1	l À
E14-J	1 1	1 ORET B	1		E
E13-K		1 DR B	1 1		В
E14-K		1 RET B		1	F
E13-L	1. [2 DR B	l (C
E14-L		2 RET B	1 1		G
E13-M	1 i	3 DR B		i l	D
E14-M		3 RET B]]	_ Н
F.13-N	i	4 DR B		1 1	MADBB- A
E14-N		4 RET B		i i	1 E
F13-P	1 1	5 DR B	1	}	В
F14-P	1 1	5 RET B		l I	F
E13-Q		6 DR B	1 1	} }	C
E14-Q		6 RET B]	l G
E13-R		7 DR B	1 1	1	1 1 5
F14-R		⊥ 7 RET B		<u> </u>	MABDB- H
E15-A	05. 26. 08. 1	Y UNITS O DR B	i i	i i	l R
E16-A	1	0 RET B	-1		j
E15-B		1 DRB	1 1	! !	s
E16-B		1 RET B	1 1	1 1	l k
E15-C		2 DR B	1 1	1	T
E16-C		2 RET B	1 5		ĺĺĹ
E15- D		3 DR B	1 1	1	Ū
E16- D	1 1	3 RET B		l F	м
E15-E	i I	4 DR B			v
E16-E	1 1	4 RET B			N
E15- F	1 1	5 DR B	! !	l .	w
E16-F	1	5 RET B	1 1		0
E15-G	1 1	6 DR B			х
E16-G	1	6 RFT B	1 1	1 1	P
E15-H	1 1	7 DR B	į į		Y
E16-H	<u> </u>	→ 7 RET B		1 -	ة لـ

LN 04.26.04.0

Figure 10-4. Signal Interface List (Sheet 45)

	OM ·		TC	REFERENCE
DGE CONN.	LOGIC SHFET	SIGNAL NAME	JACK	MATE LOGIC SHEET
2A4D07- A	05. 26. 04. 1	MAR 8	J2- H	02P10-H 05.05.11.1
1	05. 26. 08, 1			
B	05. 26. 04. 1	9	J	J 05.05.08.1
	05. 26. 08. 1	1 1 1		
C	05. 26. 05. 1	10 NOT	Y	Y 05.05.08.1
\	05. 26. 09. 1		1 1	1
D	05. 26. 05. 1	11 NOT	z	Z 05. 05. 06, 1
	05. 26. 09. 1] -	
E	05. 26. 05, 1	1 10	к	K 05.05.07.1
_	05. 26, 09, 1]	· · ·	
F	05.26.05.1	12 NOT	a	a 05.05.06.1
_	05. 26. 09. 1		1 - 1	
G	05. 26 . 05. 1	11	L	L 05.05.07.1
1 -	05. 26. 09. 1		. -	_
н	05. 26. 05. 1	12	м	M 05.05.07.1
1	05. 26. 09. 1		_ <u></u>	
		[·		
2A4D08- A	05. 26, 02. 1	MAR 1	J2- A	02P10-A 05.05.09.1
	05. 26. 06. 1		-	
В	95. 26. 02. 1	l 1 NOT	N	N 05. 05. 09. 1
	05. 26. 06. 1		"	
l c	05, 26, 02, 1	3 NOT	l R	R 05, 05, 10, 1
	05. 26. 06. 1		"	
מ	05. 26. 02. 1	2	P	P
- 1	05, 26, 06, 1	1 1 - 1		
E	05, 26, 02, 1	2	В	B
"	05. 26. 06. 1	-		· ·
F	05, 26, 02, 1	3	l c	l c l
1 .	05, 26, 06, 1	(*		
G	05, 26, 03, 1	4 NOT	S	l s
	05. 26. 07. 1	1 1		-
l H	05, 26, 03, 1	5	T	T
1	05, 26, 07, 1	"	· •	
J	05. 26. 03. 1		ט	U 05. 05. 11. 1
"	05. 26. 07. 1		"	
K	05. 26. 03. 1]] . 4	ע	D 05, 05, 10, 1
	05. 26. 07. 1	1 1 - 1	1 -	
L	05. 26. 03. 1	5	E	E 05.05.10.1
	05. 26. 07. 1	["	
М	05. 26. 03. 1	1 6	F	F 05.05.11.1
	05, 26, 07, 1	1 1 1	1 -	
N	05. 26. 04. 1	7 NOT	l v	V 05. 05. 11. 1
. 1	05. 26. 08. 1		'	, , , , , , , , , , , , , , , , , , , ,
P	05. 26. 04. 1	1 1 8	i w	W 05. 05. 11. 1
1 -	05. 26. 08. 1	1 1 T		
Q	05, 26, 04, 1	1 9	l x	X 05. 05. 09. 1
i -	05, 26, 08, 1	1 1	"	
l· R	05. 26. 04. 1		L G	C 05. 05. 11. 1
<u> </u>	, ,, ,, , ,, ,		 -	- 101101010
2A4D18- E	05. 26. 01. 1	22 DEGREES CENT A	02A-3	000A- C
F	1	29 DEGREES CENT A	1	1 D
R	l l	35 DEGREES CENT A	Į	E E
<u> </u>			Ì	
02A4D21- E	05. 26. C t. 1	22 DEGREES CENT B	}	000B- C
i F	1	29 DEGREES CENT B		l D
R	1	35 DEGREES CENT B	_1	E E
		1		,

LN 04. 26. 05. 0

Figure 10-4. Signal Interface List (Sheet 46)

FRO	М			T	0
DGE CONN.	LOGIC SHEET	SIGNAL NAME	_1	LOGIC SHEET	PIN
2A5E03- B	05. 27. 12. 1	INH A 0 MB1 RET	Twisted	01. 01. 04. 0	02A3MABP1-2
i A	16.1	MB1	Pair] 3
D	12.1	MB2 RET	1 1		68
ļ	16.1	MB2	1 1		69
F	12.1	1 MB2 RET	} '		70
F H	16. 1 12. 1	MBI RET	-		71
Ĝ	16.1		1 1		i
l j	12.1	0 MB3 RET	1 1		02A3MABP2-2
ĸ	16.1	MB3	1 1		1 3
L	12.1	MB4 RET	1 1		6
M	16.1		1 1		6:
N	12.1	1 MB4 RET	1 1] 70
P	16.1	MB4	ļ l		7
Q	12.1	MB3 RET	1 1		
_LR	16.1	MB3	1 1	<u> </u>	1:
A5E04- B	12.1	INH A 0 MB5 RET			02A3MABP3-2
A D	16.1 13.1	MB6 RET	1 1	1 1	6
, c	16.1	MB6]	1 1	6
F	13.1	1 MB6 RET	1 1		1 7
E	16.1	MB6] [1 7
н	13.1	MB5 RET	1 1	1 1	1 1
G	16.1	MB5	1 1		1
.ī	13.1	0 MB7 RET	-	i I	02A3MABP4-2
К	16.1	MB7	. 1] 3
L	13.1	MB8 RET	1 1		6
M	16.1	MB8	1 1	j	6
N P	13.1	MB8 RET MB8	1 1	1	70
Q	16.1 13.1	MB7 RET	l i		l!i
⊥ Ř	16.1	MB7	1 1		<u> </u> i
A5E05- B	14.1	INH A 0 MB9 RET]	1	02A3MABP5-2
. A	16.1	1 1 MB9	1 1		3
D	14.1	MP10 RET	1 1	1	61
C	16.1		i i	1	6
F	14.1	1 MB10 RET	- 1 i		7
E	16.1	MB10	1 1		7
Н	14.1	MB9 RET			<u> </u>
G J	16.1	0 MB11 RET		1 1	02A3MABP6-2
ĸ	16.1	MB11	•		3
l î	1 14.1	MB12 RET	1 1		6
M	16.1	→ MB12			6
N	14.1	1 MB12 RET	1 1		7
P	16.1	MB12	1 1		7
Q	14.1	MB11 RET	1 1		
-⊥ R	16.1	MB11	1 1		02A3MABP7-2
2A5E06- B	15.1	INH A 0 MB13 RET]		UZASMABPI-Z
1 6	16.1 15.1	MB13 PAR RET		1 1	6
D	16.1	PAR REI	1	[6
F	15.1	PAR RET	1		70
E	16.1	PAR	1 1	1 1	7
H	15.1	MB13 RET	1 1	1 1	1:
i ii	16.	⊥	1 _1_	1	1;

LN 04.27.01.0

Figure 10-4. Signal Interface List (Sheet 47)

FR	ОМ				Ø
DGE CONN.	LOGIC SHEET	SIGNAL NAME		LOGIC SHEET	PIN
AS EII-B	05. 27. 12. 1	INH B O MB1 RET	Twisted	01.01.04.1	02A3MBBP1-2
	17.1	0 MB1	Pair	1	j 3
D	12.1	0 MB2 RET		ł	68
(17.1	0 MB2] [69
F	12.1	1 MB2 RET			70
E	17.1	1 MB2		i	71
H	12.1	I MB1 RET	i	j	13
- [G	17.1	1 MB1		i	13
1 1	12.1	0 MB3 RET		i i	02A3MBBP2-2
K	17.1	0 MB3]] 3
1.	17.1	0 MB4 RET 0 MB4			6
M	12.1	1 MB4 RET			6 70
N P	17.1	1 MB4		!	'i'
6	12.1	1 MB3 RET		i	i
l ñ	17.1	1 MB3	1 1	1	l <u>i</u> i
	13.1	0 MB5 RET		1	02A3MBBP3-2
E12-B	17.1	0 MB5	1 1	1	02A3MBBF3-2
D	13.1	0 MB6 RET		ł	6
l c	17.1	0 MB6	'		6
F	13.1	1 MB6 RET	1 1	}	1 1 7
E	17.1	1 MB6		ŀ	;
ที่	13.1	1 MB5 RET		}	i
G G	17.1	1 MB5	1	}	1 _L i
j	13.1	0 MB7 RET		İ	02A3MBBP4-2
Ικ̈́	1 17.1	0 MB7	i i		3
l i.	13.1	0 MB8 RET	l i		•
M	17.1	0 MB8		ł	ē
N	13.1	1 MB8 RET		1	1 1 7
P	17.1	1 MB8]] 7
Q	13.1	1 MB7 RET			j l 1
\perp \hat{R}	17.1	1 MB7	1 1	1	1 1
E13-B	14.1	0 MB9 RET		•	02A3MBBP5-2
i A	17.1	0 ME9	1 1]] 3
D	14.1	0 MB10 RET		1	1 6
. c	17.1	0 MB10	i I i] [6
F	14.1	1 MB10 RET	1	l	1 7
} E	17.1	1 MB10	l	l l	1 1 7
H	14.1	1 MB9 RET	1 1 1		' 1
G	17.1	1 MB9	[1	<u> </u>
.3	14.1	0 MBH RET		1	02A3MBBP6-2
K	17.1	0 MB11		l	
t.	14.1	0 MB12 RET		1	
M	17.1	0 MB12			
N	14.1	1 MB12 RET			
P	17.1	1 MB12	!		13
9	14.1	1 MB11 RET	1	1	
L_ R	17.1	1 MB11		1	02A3MB3P7-2
F.14-B	15.1	0 MB13 RET		j	UZASMOSPI-Z
^	17.1	0 MB13 0 PAR RET	i	1	
D	15.1	0 PAR RET		,	
C F	17. 1 15. i	1 PAR RET	1 1 1	. 1	
E	15.1	1 PAR REI	1 1 1	· 1	1 1 7
F.	15.1	1 MB13 RET	1 1		13
	17.1	1 MB13 RE1	1 1 1		is
	,	1			·

LN 04. 27. 02. 0

Figure 10-4. Signal Interface List (Sheet 48)

FR	OM		то	REFERENCE
EDGE CONN.	LOGIC SHEET I	SIGNAL NAME	JACK MATE	LOGIC SHEET
02 A 5 E 20 - A	05.27.03.1	MAR 5 NOT READ	02A3J2- c 02P10- c	05, 05, 20, 1
	05. 27. 04. 1			00.00.20.1
l B	05.27.03.1	MAR 5 READ	b b	05. 05. 20. 1
	05. 27. 04. 1			
c	05. 27. 03. 1	FORCE WR 1	R R	FOR TEST ONLY
	05, 27, 04, 1			1 3K 1231 GKB1
D	05. 27. 05. 1	MBR SW 1	l i l i	00. 04. 05. 1
F.	05. 27, 05, 1	, 2	l k l k	
F	05. 27. 06. 1	3	m m	
G	05. 27. 06. 1	4	n n	
11	05. 27. 07. 1	5	рр	,
J	05. 27. 07. 1	6	l q l q	
K	05. 27. 08. 1	7	i	
L	05, 27, 08, 1	8	8 8	'
M	05, 27, 09, 1	9	i t l t	
N	05.27.09.1	10	ulu	
P	05. 27, 10. 1	11	v	
_L Q	05. 27. 10. 1	<u> </u>	ww	<u> </u>
·				
02A5E10-A	95. 27. 11. 1	MBR SW 13	02A3J2- x 02P10- x	00.04.05.1
i B	05, 27, 11, 1	MBR SW PAR	! y y	00.04.05.1
l c	95.27.05.1	SET MBR 1	: z	05.07.24.1
_	05, 27, 06, 1	1	_	
	05, 27, 07, 1]]		
٠.	05, 27, 08, 1			•
02 A 5 E 10 - D	05, 27, 09, 1	SET MBR 2	02A3J2- AA 02P10- AA	05. 07. 24. 1
	05, 27, 10, 1			
ļ	05. 27. 11. 1	<u> </u>	+	
02A5E10-E	05, 27, 05, 1	CBR 1	02 A 3 J 2 - h 02 P 10 - h	05, 07, 08, 1
1	05, 27, 06, 1	1		
ļ	05, 27, 07, 1		·	
i ·	05.27.08.1	_ 		
02A5E10-F	05, 27, 09, 1	CBR 2	02A3J2- i 02P10- i	05, 07, 08, 1
	05, 27, 10, 1	1		
	05, 27, 11, 1			
02A5E10-G	05, 27, 01, 1	SYL 1	02A3J2- i 02P10- (05. 05. 01. 1
	05, 27, 02, 1	SYL 1		
02A5E10-H	05. 27. 03. 1	STROBE A INH	02A3J4- N 02P13-N	05. 05. 01. 1
02A5E10-J	05, 27, 04, 1	STROBE B INH	02A3J5-J 02P14-J	05. 05. 01. 1
02A5E19-A	05, 27, 03, 1	RD DLY 2.25 A	02A3J4- C 02P13- C	65. 05. 15. 1
В	1	RD DLY 1.75 A	KKK	05. 05. 15. 1
lc	I	INHIBIT GATE A	E E	05. 05. 14. 1
l Ď	05.27.01.1	RD & WR DLY 0.75 A	AAA	05, 05, 16, 1
l E	1	RD & WP. DLY 2.75 A	DD	05. 05. 16. 1
F		PTC READ GATE A	-н н	05. 05. 15. 1
G	1	PTC WRITE GATE A	J J	05. 05. 15. 1
H	1	RD & WR DLY 1.25 A	Вв	05. 05. 16. 1
				•
02A5F.18-A	05.27.04.1	RD DLY 2.25 B	02A3J5- C 02P14- C	05. 05. 19. 1
В	1	RP DLY 1.75 B	<u> K K </u>	05. 05. 19. 1
C	ı	INHIBIT GATE B	E E	05. 05. 17. 1
D -	05, 27, 02, 1	RD & WR DLY 0.75 B	AAA	05. 05. 18. 1
E	l	RD & WR DLY 2.75 B	D D	05. 05. 18. 1
F		PTC READ GATE B		05. 05. 19. 1
G -]	PTC WRITE GATE B	1 1	05. 05. 19. 1
1 1	ı	RD & WR DLY 1.75 B	I ⊸⊸ B ⊸L R I	05. 05. 18. 1

LN 04.27.03.0

Figure 10-4. Signal Interface List (Sheet 49)

FR	OM		70		REFERENCE
TOGE COSS.	LOGIC SHEET	SIGNAL NAME	JACK	MATE	LOGIC SHEET
02A5E15-1Å****	05. 27. 09. 1	NT MBR9	02A3J3- Y	021'12- Y	05, 07, 25, 1
1 11	1	MDR 9		1 .3	05.07.26.1
C	Ì	MBR 10	к	K	05, 07, 26, 1
D		NT MBR 10	2	2.	05, 07, 25, 1
F	05. 27. 10. 1	NT MBR 11]	a	05, 07, 25, 1
F	1	MBR 11] l.	i.	05, 07, 26, 1
G		MDR 12	M	M	95, 97, 26, 1
11		NT MBR 12	1 1 1	b	05, 07, 25, 1
.3	05. 27. 11. 1	NT MBR 13		c	05, 07, 25, 1
K	1	MBR 13	N N	N N	05, 07, 26, 1
L		MBR 14	d	d	05, 07, 26, 1
M	*	NT MBR 14	<u> </u> e	e	05, 07, 25, 1
1		l .	1	-,,	l .
02A5F16- A	05. 27. 05. 1	NT MBR 1	02A3J3- P	02P12- P	05, 07, 24, 1
! B	1	MBR 1	1 A	$_{1}$ A	05, 07, 26, 1
		MBR 2	B] В	05, 07, 26, 1
D		NT MBR 2	R	l R	05, 07, 24, 1
F.	05. 27. 06. 1	NT MBR 3	S		05, 07, 24, 1
F	1	MBR 3	, C	C	05, 07, 26, 1
G		MBR 4	D .	מ	05, 07, 26, 1
ч		NT MPR 4	j i	l T	03.07.24.1
1 1	05, 27, 07, 1	NT MBR 5	ŧ.	ı U	05. 07. 24. 1
, K	1	MBR 5	F	E	05. 07. 26. 1
. L		MBR 6	, F	I.	05. 07. 26. 1
M		NT MBR 6		V	05. 07. 24. 1
N N	05, 27, 08, 1	NT MBR 7	l w	w	05. 07. 25. 1
P		MBR 7	G	G	05. 07. 26. 1
Q		MBR 8	H	Н	05. 07. 26. 1
R	ļ -	NT MBR 8	x	x	05. 07. 25. 1
·	<u> </u>		<u>l</u>		<u> </u>

LN 04. 27. 04. 0

FR	OM				то
EDGE CONN.	LOCIC SHEET	T SIGNAL NAME	 	LOGIC SHEET	PIN
02A06A14-D	05. 28. 01. 1	SENSE A MBIA SEGI	Twisted	01. 01. 04. 1	
I E	00.20.01.1	TW SENSE A MBIA SEGI	Pair	01.01.04.1	02A3MACPI-
1 1		SENSE A MB1B SEG2	Fair		
G			1 1	1 1	- 61
J.F		TW SENSE A MBIB SEG2	1 1	l	69
A15-G		SENSE A MB2B SEG2		1 1	70
F		TW SENSE A MB2B SEG2	1	1	7:
D		SENSE A MB2A SEG1	1	1 1	13.
7 E		TW SENSE A MB2A SEG1		i	⊥ 13
A16-D	i i	SENSE A MB3A SEG1	i i	iii	02A3MACP2-
I E		TW SENSE A MB3A SEG1	1 1	3 1	1
1 (;	1	SENSE A MB3B SEG2	! !	i	68
1 1		TW SENSE A MB3B SEG2		i	
A17-G		SENSE A MB4B SEG2	l 1	i	69
1 11 F	}	TW SENSE A MB4B SEG2	1 1	1 1 1	70
			1 1		. 71
D		SENSE A MB4A SEG1	i l	1 1 1	137
↓ ↓ E		TW SENSE A MB4A SEG1	1 1	1 1 1	
A18-D		SENSE A MB5A SEG1	1	! [02A3MACP3- 1
E		TW SENSE A MB5A SEG1] [. [1 3
G	 	SENSE A MB5B SEG2	1		68
1 1 F	[TW SENSE A MB5B SEG2	1 1	i i i	69
∧19-G		SENSE A MB6B SEG2		1	76
ı F		TW SENSE A MB6B SEG2			! 7
D		SENSE A MB6A SEG1	1	i ! !	L L
<u> </u>	İ	TW SENSE A MB6A SEG1	1 1		13
1	95, 28, 02, 1	T .	1 1 .	,	130
A13-D	75. 20. 02. 1	SENSE A MB7A SEG1			02A3MACP4-
E	1	TW SENSE A MB7A SEG1		ı j	1 4
G	1	SENSE A MB7B SEG2	1 1	1 1	68
F	l l	TW SENSE A MB7B SEG2		1 1	- 1 69
B13-F	ĺ	SENSE A MB8B SEG2	i i	1 1	1 70
E		TW SENSE A MB8B SEG2	1	l l	71
	Í	SENSE A MB8A SEGI	' ' '	' 1 1	137
1 Lc		TW SENSE A MB8A SEG1	,	i i	138
B14-D		SENSE A MB9A SEG1		. I	02A3MACP5- 1
1 C		TW SENSE A MB9B SEG1		. 1	1 2
F		SENSE A MB9B SEG2		1 1	
1 1 E		TW SENSE A MBOB SEG2		1 1	68
B15-F		· ·	} }		63
		SENSE A MB10B SEG2	,		70
E		TW SENSE A MB10B SEG2	i 'i	1 1	71
D	1	SENSE A MB10A SEG1			137
1 - C		TW SENSE A MB10A SEG1		i	138
B16-D		SENSE A MB11A SEG1		'	02A3MACP6- 1
10		TW SENSE A MBIIA SEGI		1 1	1 2
F		SENSE A MB11B SEG2		j 1	63
1 1 1		TW SENSE A MB11B SEG2		1 1	63
B17-F		SENSE A MB12B SEG2		l i	
E	ľ	TW SENSE A MB12B SEG2		1 1	70
		•			71
	1	SENSE A MB12A SEG1			137
+ D		TW SENSE A MB12A SEG1	1	·] {	138 ــــــــــــــــــــــــــــــــــــ
B18-D	1	SENSE A ML13A SEG1			02A3MACP7- 1
l C		TW SENSE A MB13A SEG1] [1 1	1 2
. F	[SENSE A MB13B SEG2		į į	68
L LE		TW SENSE A MB13B SEG2	· [1 1	69
B19-F	1	SENSE A PARB SEG2			70
1 E	j	TW SENSE A PARB SEG2	j 1	} !	
C	j	SENSE A PARA SEGI] [1 1	71
T T P	ĺ	TW SENSE A PARA SEGI		1	137
17	_	LIW SENSE A PAKA SPUL I			138

LN 04.28.01.0

Figure 10-4. Signal Interface List (Sheet 51)

FRO DGÉ CÓNN, L	LOGIC SHEET	I SIGNAL NAME		TOVIC CUEET	TO PIN
			- 	LOGIC SHEET	
2.06A97-D	05. 28. 03. 1	SENSE B MBIA SEGI		01.01.05.0	02A03MBCP1-1
1 E	i	TW SENSE B MBIA SEGI		1 .	2
G	l l	SENSE B MB1B SEG2		!!!	6
 F	1	TW SENSE B MB1B SEG2		1 1	6
A08-G	1	SENSE B MB2B SEG2		1 1	7
IF	l l	TW SENSE B MB2B SEG2	1	1 1	
1 0 1		SENSE B MB2A SEG1			1
1 T E	1	TW SENSE B MR2A SEGI	1	1	l — i
Ang-D	Ì	SENSE B MB3A SEG1	1		02A03MBCP2-1
1	1			l l	t .
E		TW SENSE B MB3A SEG1	1 .	1 1] 2
<u> G</u>		SENSE B MB3B SEG2		1	1 6
F	1 .	TW SENSE B MB3B SEG2	1	1 1	6
A10-G	i	SENSE B MB4B SLG2	· • • •		7
l F	1	TW SENSE B MB4B SEG2		[]	7
		SENSE B MB4A SEG1	,	1 - 1	1
1 E	i	TW SENSE B MB4A SECT	,	1 (1
A11-D		SENSE B MB5A SEG1		1	02A03MBCP3- 1
E	į	TW SENSE B MB5A SEG1		1 1	2
	1	SENSE B MB5B SFG2			6
	ì	•	1	1 1	
F I		TW SENSE B MB5B SEG2	1		6
A12-G		SENSE B MB6B SEG2			7
F	1	TW SENSE B MB6B SEG2	1	i !	7
ן תן	l l	SENSE B MB6A SEG1	1		1
E		TW SENSE B MB6A SEG1	ŀ	1 1	<u> </u>
A06-D	05. 28. 04. 1	SENSE B MB7A SEG1			02A3MBCP4- 1
1 E		TW SUNGE B MB7A SEGI	1	1 1	1 2
G	1	SENSE B MB7B SEG2	1	i i i	6
] F	1	1			
		TW SINSE B MB7B SEG2			6
B06-F		LINSE B MB8B SEG2	1 .	1 1	7
E	1	TW SENSE B MB8B SEG2	ļ	1 1	7
	i	SENSE B MB8A SEG1	1	1 1	1
C	1	TW SENSE B MB8A SEG1	1	1 1	<u> </u>
P07-D	•	SENSE B MB9A SEGI	i .	1 1	02A03MBCP5- 1
1 c	,	TW SENSE B MB9A SEGI		! !	1 2
F		SENSE B MD9B SEG2	ĺ	1 1 1	6
		TW SENSE B MB9B, SEG2			
1 1				1 1.	6
E08-F		SENSE B MB10B SEG2		1 3 1	70
F.		TW SENSE B MB10B SEG2	1	1 1 1	7
D	.	SENSE B MB10A SFG2	1		1.
 -c		TW SENSE B MB10A SEG2		1 1 1	1:
1:09-D		SENSE B MB11A SEG2		1 1	02A03MBCP6-1
l le l	ì	TW SENSE B MBIIA SEG2	l		1 2
l F	l	SENSE B MB11B SEG2	ļ		6
E		TW SENSE B MB11B SEG2			6
B10-F		SENSE B MB12B SEG2	1		70
	í		1		
) E		TW SENSE B MB12B SEG2	1	1	7
	1	SENSE B MB12A SEG1	1	1	1:
] c	1	TW SENSE B MB12A SEG1	i		1:
D11-D		SENSE B MB13A SEG1	1		02A03MBCP7-1
10		TW SENSE B MB13A SEG1	i	1 1	, 2
F		SENSE B MB13B SEG2	1		64
_L E		TW SENSE B MB13B SEG2	ľ		6
B12-F	1	SENSE B PAR B SEG2	1		74
I E		TW SENSE B PAR B SEG2	[1 7
				1 1	•
D	ľ	SENSE B PAR A SEGI		1 <u>1</u> 1	13
c l		TW SENSE B PAR A SEG1	l .		<u> </u>

LN 04. 28. 02. 0

Figure 10-4. Signal Interface List (Sheet 52)





Figure 10-5. Typical Logic Page

- 10-21. LOGIC BLOCKS. The logic blocks represent the SMS card circuits. A basic logic function is usually represented by a single block, but some functions may require more than one block. In the case of multiple circuits on one SMS card, each circuit is represented by a separate logic block. The standard format of the logic block is shown on figure 10-6; salient features are as follows:
- a. Timing. The timings of special circuits, such as single shots, oscillators, and delays, are printed above the logic blocks.
- b. Functional Symbol. This symbol consists of a sign (when used) and letter(s) that indicate the type of circuit.
- c. Machine Feature Index. This code indicates the configuration of the equipment. BA indicates the basic configuration.
- d. Voltage Levels. These two code letters indicate the nominal levels of input and output voltage. The Y symbol indicates "0" = 0 vdc and "1" = -6 vdc.
- e. Card Location. The location of an SMS card in the gate assemblies is indicated by a seven-character code; for example, 02B3F22 indicates that a card is located in frame 02, gate assembly B3, column F, position 22.
- f. Card Type. The type of SMS card is indicated by a four character alphanumeric code.
- g. Block Configuration Code. Most SMS cards contain more than one circuit. The circuit used for a particular logic function is indicated by the two-digit block configuration code.



NOTES:

- IF THE OUTPUT PIN IS SHOWN IN THE TOP HALF OF THE LOGIC BLOCK, THE OUTPUT IS OUT OF PHASE WITH THE INPUT(S). IF THE OUTPUT PIN IS SHOWN IN THE BOTTOM HALF OF THE LOGIC BLOCK, THE OUTPUT IS IN PHASE WITH THE INPUT(S).
- ADJACENT PIN LETTERS (ON EITHER SIDE OF THE BLOCK) INDICATE THAT THESE PINS ARE JUMPERED TOGETHER.




Figure 10-7. Filter and Interlock Box Assembly (01B5) Electrical Schematic Diagram (LN 00.03.10.0)




Figure 10-8. Relay Gate Assembly (03A5) Electrical Schematic Diagram (LN 00.03.20.0 and LN 00.03.20.1) (Sheet 1 of 2)




Figure 10-8. Relay Gate Assembly (03A5) Electrical Schematic Diagram (LN 00.03.20.0 and LN 00.03.20.1) (Sheet 2)




Figure 10-9. AC Power Distribution (01 Frame) Diagram (LN 00.03.30.0)




Figure 10-10. AC Power Distribution (02 and 03 Frames) Diagram (LN 00.03.40.0)





Figure 10-11. DC Power Distribution (01 Frame) Diagram (LN 00.03.50.0)



and 03 Frames) Diagram (LN 00. 03. 60. 0, LN 00. 03. 60. 1, LN 00. 03. 60. 2 and LN 00. 03. 60. 3) (Sheet 1 of 4)





Figure 10-12. DC Power Distribution (02 and 03 Frames) Diagram (LN 00.03.60.0, LN 00.03.60.1, LN 00.03.60.2 and LN 00.03.60.3) (Sheet 2)

V-10-72.







Figure 10-12. DC Power Distribution (02 and 03 Frames) Diagram (LN 00.03.60.0, LN 00.03.60.1, LN 00.03.60.2 and LN 00.03.60.3) (Sheet 4)



V-10-75




Figure 10-13. 115 VAC System Flow Diagram (LN 00.03.70.0, LN 00.03.70.1, LN 00.03.70.2 and LN 00.03.70.3) (Sheet 2)




Figure 10-13. 115 VAC System Flow Diagram (LN 00. 03. 70. 0, LN 00. 03. 70. 1, LN 00. 03. 70. 2 and LN 00. 03. 70. 3) (Sheet 3)




Figure 10-13. 115 VAC System Flow Diagram (LN 00.03.70.0, LN 00.03.70.1, LN 00.03.70.2 and LN 00.03.70.3) (Sheet 4)




Figure 10-14. AC Power Control Signal Flow Diagram (LN 00.03.70.4)




Figure 10-15. Chassis Ground System Flow Diagram (LN 00.03.71.0)




Figure 10-16. Bus Bar System Flow Diagram (LN 00.03.72.0)




Figure 10-17. +30 VDC System Flow Diagram (LN 00. 03. 73. 0)




Figure 10-18. +12 VDC System Flow Diagram (LN 00.03.74.0)




Figure 10-19. -12 VDC System Flow Diagram (LN 00.03.75.0)




Figure 10-20. -28 VDC System Flow Diagram (LN 00.03.76.0)




Figure 10-21. -48, -20, and -6 VDC System Flow Diagram (LN 00. 03. 77. 0)





Figure 10-22. Relay Cross Reference List



Assembly (03A1) Electrical Schematic
Diagram (LN 00.04.01.0 and LN 00.04.01.1)
(Sheet 1 of 2)




Figure 10-23. Tape Reader Control Panel Assembly (03A1) Electrical Schematic Diagram (LN 00.04.01.0 and LN 00.04.01.1) (Sheet 2)




Figure 10-24. C. E. Panel Assembly (03A4) Electrical Schematic Diagram (LN 00.04.05.0, LN 00.04.05.1 and LN 00.04.05.2) (Sheet 1 of 3) V-10-90




Figure 10-24. C. E. Panel Assembly (03A4) Electrical Schematic Diagram (LN 00.04.05.0, LN 00.04.05.1 and LN 00.04.05.2) (Sheet 2)







Figure 10-24. C. E. Panel Assembly (03A4) Electrical Schematic Diagram (LN 00.04.05.0, LN 00.04.05.1 and LN 00.04.05.2) (Sheet 3) V-10-92



LN 00.04.10.3) (Sheet 1 of 4)



Display Panel Assembly (02A1) Electrical Schematic Diagram (LN 00. 04. 10. 0, LN 00. 04. 10. 1, LN 00. 04. 10. 2 and LN 00. 04. 10. 3) (Sheet 2) V-10-94



Display Panel Assembly (02A1) Electrical Schematic Diagram (LN 00. 04. 10. 0, LN 00. 04. 10. 1, LN 00. 04. 10. 2 and LN 00. 04. 10. 3) (Sheet 3)





Figure 10-25. Memory Load Data
Display Panel Assembly (02A1) Electrical
Schematic Diagram (LN 00.04.10.0,
LN 00.04.10.1, LN 00.04.10.2 and
LN 00.04.10.3) (Sheet 4)
V-10-96






Figure 10-26. Processor Display Panel Assembly (02A2) Electrical Schematic Diagram (LN 00.04.15.0 through LN 00.04.15.4) (Sheet 2)




Figure 10-26. Processor Display Panel Assembly (02A2) Electrical Schematic Diagram (LN 00.04.15.0 through LN 00.04.15.4) (Sheet 3)





Figure 10-26. Processor Display Panel Assembly (02A2) Electrical Schematic Diagram (LN 00.04.15.0 through LN 00.04.15.4) (Sheet 4)







Figure 10-27. Memory AC-DC Power Diagram (LN 00.04.20.1 and 00.04.20.0) (Sheet 1 of 3)






Figure 10-27. Memory AC-DC Power Diagram (LN 00.04.20.1 and 00.04.20.0) (Sheet 3)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 1 of 72)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 2)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 3)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 4)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 5)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 6)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 7)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 8)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 9)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 10)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 11)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 12)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 13)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 14)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 15)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 16)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 17)





Figure 10-28. PTC Second Level Logic Diagrams (Sheet 18)






Figure 10-28. PTC Second Level Logic Diagrams (Sheet 20)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 21)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 22)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 23)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 24)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 25)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 26)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 27)





Figure 10-28. PTC Second Level Logic Diagrams (Sheet 28)



Diagrams (Sheet 29)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 30)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 31)





Figure 10-28. PTC Second Level Logic Diagrams (Sheet 32)






Figure 10-28. PTC Second Level Logic Diagrams (Sheet 34)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 35)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 36)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 37)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 38)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 39)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 40)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 41)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 42)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 43)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 44)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 45)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 46)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 47)





Figure 10-28. PTC Second Level Logic Diagrams (Sheet 48)






Figure 10-28. PTC Second Level Logic Diagrams (Sheet 50)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 51)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 52)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 53)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 54)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 55)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 56)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 57)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 58)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 59)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 60)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 61)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 62)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 63)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 64)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 65)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 66)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 67)





Figure 10-28. PTC Second Level Logic Diagrams (Sheet 68)






Figure 10-28. PTC Second Level Logic Diagrams (Sheet 70)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 71)




Figure 10-28. PTC Second Level Logic Diagrams (Sheet 72)




Figure 10-29. Power Supply Assembly (01B4) Assembly Drawing





Figure 10-30. Filter and Interlock Box Assembly (01B5) Assembly Drawing



(01B6) Assembly Drawing




Figure 10-32. Power Supply Assembly (01B7) Assembly Drawing




Figure 10-33. Power Supply Assembly (01B8) Assembly Drawing




Figure 10-34. Memory Load and Data Display Panel Assembly (02A1) Assembly Drawing (Sheet 1 of 2)

V-10-182




Figure 10-34. Memory Load and Data Display Panel Assembly (02A1) Assembly Drawing (Sheet 2)




Figure 10-35. Processor Display Panel Assembly (02A2) Assembly Drawing (Sheet 1 of 2) V-10-184




Figure 10-35. Processor Display Panel Assembly (02A2) Assembly Drawing (Sheet 2)




Figure 10-36. Tape Reader Control Panel Assembly (03A1) Assembly Drawing




Figure 10-37. C. E. Panel Assembly (03A4) Assembly Drawing (Sheet 1 of 2)




Figure 10-37. C. E. Panel Assembly (03A4) Assembly Drawing(Sheet 2)




Figure 10-38. Inhibit Current Control
Printed Circuit Board Assembly (6900227)




Figure 10-39. SDTDL 2.048 MC Oscillator Printed Circuit Board Assembly (6901352) (Sheet 1 of 2)

V-10-190




Figure 10-39. SDTDL 2. 048 MC Oscillator Printed Circuit Board Assembly (6901352) (Sheet 2)

LOGIC SYMBOLS

In the list that follows, each type of logic symbol on the PTC ALD's is described. Each typical ALD symbol is shown with the corresponding symbol (if any) used in the simplified logic diagrams on figure 10-28; some of the circuits indicated on the ALD's (such as resistive loads and diode clamps) are not indicated on figure 10-28 because they perform no logic function.

The two letters on the third line down from the top of each ALD symbol (see figure 10-6) indicate the nominal levels of input and output voltage for that circuit. The levels represented by these letters are shown in the following table.

Cressle al	Voltage Levels (Nominal)							
Symbol	Up Level	Down Level						
С	+ 1.30 VDC	-1. 25 VDC						
R	+12. 0 VDC	0 VDC						
S	0 VDC	-12 VDC						
V	Special	Special						
W	0 VDC	-48 VDC						
Y	0 VDC	-6 VDC						

Note: The "Special" levels indicated by V are explained in the description of the logic circuits to which it applies.

Circuit Description	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-28)
1. AND. The output of an AND circuit is the logical AND of its inputs. When all inputs are "1's", the output is a "1"; if any input is a "0", the output is a "0". The AND circuit may have two or more inputs.	- A B A Y Y 0 1 B A 1 A 0 1 A X P - 0 1 - 2 A	A
2. AND-INVERTER. This circuit performs the logical AND and INVERT functions. When all inputs are "1's", the output is a "0"; if any input is a "0", the output is a "1". The AND-INVERTER circuit may have two or more inputs.	- A B A Y Y 0 2 B A 7 F 2 4 D G T - 0 3 2 E Note: The functional sy substituted for "	mbol"+O" may be

Logic Symbols-1

Circuit Description	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-28)
3. SENSE AMPLIFIER. The sense amplifier is a gated differential amplifier that senses "1's" at inputs A and B. The amplifier is enabled when input C is a "1". When a "1" is sensed at inputs A and B, the signal is amplified, rectified and sent to a detector.	A — A M B A V Y V 0 2 A A 6 A 1 2 C — A P D 0 2 4 C	A B SA C
4. STROBE DRIVER. The strobe driver provides a signal to strobe the detectors. The strobe driver inverts and amplifies its input signal.	A M B A Y O 2 A A 6 C 1 4 H F F -	SD
5. AND-OR-INVERTER. This circuit performs the logical AND, OR, and INVERT functions. The relation between the inputs and outputs is the same as the AND-INVERTER circuit. However the output transistor of this circuit allows the outputs of several AND-OR-INVERTER circuits to be connected (OR'd) together. A "0" output from any AND-OR-INVERTER circuit of an "OR'd" group of circuits will force a "0" output from the group. The AND-OR-INVERTER circuit may have two or more inputs.	- A ON- B A Y O 2 B A 7 D 1 5 D G U O 2 3 F Note The functional symbol "+O O" may be substituted for "-AO".	AO
6. DELAY. This circuit delays only the positive transition of its input; a delay occurs only when the input changes from a "1" (-6 VDC) to a "0" (0 VDC). The nominal delay duration is indicated above the symbol. A "1" input causes a "1" output.	X USEC D L Y B A Y Y O 1 B A 1 A O 1 A Q Q - O 1 2 A	X USEC DLY

	<u></u>	
Circuit Description	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-28)
7. DETECTOR. This circuit is a strobed Schmitt trigger that produces a "1" output only when one of its associated sense amplifiers senses a "1" and the strobe input is a "0".	A — D E T B A V Y Y O 2 A A 6 C 1 9 U G R - 0 3 6 C	B SA DET
	Note	
	The "A" input is the input from the sense amplifier and the "B"	
	input is the strobe input.	
8. DIODE. This circuit is a diode clamped to -6 VDC.	L - 6	None
-6 VDC	Y Y 0 1 B F 7 B 2 6 A Q N - 0 1 3 E	
9. DRIVER TERMINATOR. This circuit is a signal shaper, inverter, and low impedance matching device.	L T B A Y Y O 1 B A 4 A 2 5 Y Y N - O 3 2 F	DT DT
10. INVERTER. The output of this circuit is the inverse of its input; a "1" input results in a "0" output and vice versa.	B A Y Y O 1 B B	
	3 C 1 7 D H B - 0 2 3 F	

Circuit Description	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-28)
11. INVERTER (POWER). This circuit performs signal inversion and amplification; a "1" input results in a "0" output and vice versa.	1 P B A Y Y 0 1 B A 3 A 2 0 D F Q - 0 2 4 C	
12. INVERTER-OR. This circuit performs signal inversion; a "1" input results in a "0" output and vice versa. The output transistor of this circuit allows several INVERTER-OR circuits to be connected ("OR'd") together. A "0" output from any INVERTER-OR circuit of an "OR'd" group of circuits will force a "0" output from the group.	- I O B A Y Y 0 1 B A 3 A 1 7 D H C - 0 1 2 B	10
13. LAMP DRIVER. A "1" input causes the LAMP DRIVER to turn on its associated indicator lamp; a "0" input causes the LAMP DRIVER to turn off its associated indicator lamp. The input-output levels are as follows:	DI H— B A Y S 0 1 B D 3 F 2 6 D G S - 0 6 — 5 B	LD _
Input Output Output Output Output Outpu	Note The "DI" functional	
Note	symbol represents "Driver, Indicator".	
One side of the indicator lamp is connected to -12 VDC; the other side is connected to the output of the LAMP DRIVER. When the output of the LAMP DRIVER is 0 VDC, the potential difference of volts across the lamp lights the lamp.		

Circuit Description	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-28)
		ngure 10-26)
14. LINE DRIVER. This circuit functions as a signal driver and low impedance matching device.	D L B A Y Y O 1 B A 4 B 2 3 U G T - M - O 2 3 E Note	LINE DR
	The "DL" functional symbol represents "Driver, Line".	
15. OR-INVERTER. This circuit performs the logical OR and INVERT functions. When all inputs are "0's", the output is a "1"; if any input is a "1", the output is a "0". This circuit may have two or more inputs.	- O B A Y Y O 1 B A 3 F 1 4 C F V - O 2 3 C	OR OR
	Note: The functional sy substituted for ''	ymbol''+A'' may be
16. OR-INVERTER-OR. This circuit functions in the same manner as the OR-INVERTER. The outputs of many OR-INVERTER-OR's may be connected (OR'd) together. A "0" output from any OR-INVERTER-OR circuit of an "OR'd" group of circuits will force a "0" output from the group. This circuit may have two or more inputs.	- O O B A Y Y O 1 B A 1 A O 1 A X P - O 1 2 A	OR O—
17. OSCILLATOR. This circuit generates a square wave signal (0 VDC to -6 VDC) at a 2.048 MC frequency.	OSC BA 03BD 4F09 SPEC -01 2D	OSC —

	<u></u>	<u> </u>
Circuit Description	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-28)
18. POWER DRIVER. This circuit provides circuit matching and power amplification. A "1" input causes a "1" output; a "0" input causes a "0" output.	D E B A Y Y O 1 B A 3 B 2 2 D F R O 2 5 C Note	PD
	The "DE" functional symbol represents "Driver, Emitter". The output portion of this circuit is an emitter follower.	
Relay Coil Normally Open Normally Closed Relay Coil	R L Y B A Y O 3 B A 6 F O 7 S P E C O 1 4 E	RLY
20. RELAY DRIVER. This circuit functions as a level shifter to enable a "1" to energize a relay coil.		RELAY DR
21. RESISTOR. This circuit is a 100 ohm resistor connected to ground. 100 ohm	"Driver, Relay". R O V B A Y Y 0 1 B A 1 A 0 1 Y J K 0 1 2 A	None

Logic Symbols-6

Circuit Description	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-28)
22. RESISTOR. This circuit is a 6.2K resistor connected to -12 VDC. 6.2K	R - 1 2 B A Y Y O 1 B A	None
10 UF	1 A O 1 A J W O 1 2 A	
23. RESISTOR. This circuit is a 3.6K resistor connected to +12 VDC. 3.6K +12 VDC	R + 1 2 B A B B O 2 B B 7 F O 2 O R 3 6 O 9 3 A	None
24. THERMAL RESISTOR NET-WORK. Resistors in this network are shunted across the memory current supply to control the drive current supplied to the memory core array.	B A R Y Y 0 2 A A 4 D 2 1 A K 6 - 0 1 2 F	R R
25. SINGLE SHOT. Any or all of the inputs may be connected; an unconnected input (indicated by the absence of that input) is effectively a "1" input. All inputs must be "1's" to trigger the SINGLE SHOT. The negative-going transition of the last input to become a "1" triggers the single shot, forcing it to produce a negative output pulse whose negative transition is coincident with the triggering transition of its input. The nominal duration of the pulse is shown above the symbol.	X USEC - S S B A Y Y 0 1 B J 7 C 1 4 A Z K - H 0 1 3 F	X USEC

Circuit Description	ALD Symbol (typical)	Second Level Logic Symbol (used on figure 10-28)
26. TRIGGER 1. This circuit is a bistable device that becomes set (1) if the "1" Set Input becomes a "1" or, (2) if input A is a "0" and input B changes from a "1" to a "0". Similarly, the circuit becomes reset (1) if the "1" Reset Input becomes a "1" or, (2) if input D is a "0" and input C changes from a "1" to a "0".	T B A Y Y O 2 B A 8 B 1 8 H F T - O 1 4 F	A B "]" Set Set Output "]" Reset Reset Output C D
27. TRIGGER 2. This circuit is very similar to the TRIGGER 1. The basic difference is that the circuit becomes reset when input C is a "0" and input B changes from a "1" to a "0". This circuit also provides power amplification.	T + D E B A Y Y O 1 B A 7 F O 9 D H F - O 1 4 A Note The functional symbol "T + DE" represents "Trigger and Driver, Emitter".	A B "1" Set

GLOSSARY

In the list that follows, each signal name used on the PTC Second Level Logic (figure 10-28) and the ALD's is listed and described. The signal names are listed in numerical-alphabetical order in the "Symbol" column. The second column, titled "Figure 10-28 Sheet Number," lists the sheet of the Second Level Logic Diagrams on which each signal originates. The third column, titled "ALD and/or Figure 10-4 LN Number and Symbol Definition," lists the sheet of ALD's and/or the Signal Interface List (figure 10-4) or which signal originates, and the definition of the symbol.

Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
LOCPS NV	940	05 15 07 1 10CPS MULTIVIBRATOR
10 CPS MV NT	940	INVERSE 10 CPS MV
15 30 T	045	05 11 08 1 015 TO 030 TIME PRINTER CLOCK
16 PL THRU 23 PL	045	05 11 35 1 PRINT LATCHES 16 THRU 23
1 2 4 A A B 8CD	043	OS 11 11 BINARY DECCDER GUTPUTS
1248	750	05 09 03 1 ONE OUTPUTS BINARY CODE DECIMEL LATCHES 1 2 4 8
1 2 4 00	043	05 11 12 1 OCTAL DECODER GUTPUT
1 PL THRU 7 PL	042	05 11 03 1 PRINT LATCHES 1 THRU 7
IX THRU 32X	039	05 10 03 1 DECODED DATA BITS 20 TO 25 CONVERTED TO OCTAL 1 THRU 32
1V THRU 256V	039	05 10 02 1 DECODED DATA BITS 17 TO 25 CONVERTED TO OCTAL 1 THRU 256
22 DEGREES CENT	A 026	04 26 05 0 - 05 26 01 1 TEMPERATURE VERSUS CURRENT CONTROL
22 DEGREES CENT	8 026	04 26 05 0 - 05 26 01 O TEMPERATURE VERSUS CURRENT CONTROL
24 PL THRU 25 PL	240	CS 11 06 1 PRINT LATCHES 24 AND 25
29 DEGREES CENT	A 026	04 26 05 0 - 05 26 01 1 TEMPERATURE VERSUS CURRENT CONTROL

ALD and/or Figure 10-4 LN Number and Symbol Definition	04 26 05 G - 05 26 01 O TEMPERATURE VERSUS CURRENT CONTROL	05 14 13 1 INVERSE 2800TSO	OS 14 13 1 THO BIT DELAY DATA SERIAL OUT	05 10 06 1 300 CPS GATED BUTPUT PLUTTER COUNTERS CCUNT DOWN	04 26 05 0 - 05 26 01 1 TEMPERATURE VERSUS CURRENT CONTROL	04 26 05 0 - 05 26 01 O TEMPERATURE VERSUS CURRENT CONTROL	05 15 03 1 500CPS MULTIVIBRATOR SINGLE SHOT	05 10 C3 1 DECODED DATA BIT 16 CONVERTED TO OCTAL 512	OS 10 04 1 DECODED DATA BITS 16 THRU 19 CONVERTED 10 OCTAL 64 THRU 512	US 11 04 1 PRINT LATCHES 8 THRU 15	05 08 01 1 A1 A3 INVERSE A2 ANDED LEVEL ADDRESS BITS 10 DECCDE	05 08 01 1 AI INVERSE AZ A3 ANDED LEVEL ADDRESS BITS IG Decade	05 05 09 1 INVERSE AL	05 05 09 1 ONE GUTPUT ADDRESS REGISTER LATCH 1	05 20 13 1 ADDRESS BITS 1 THRU 4 INDICATOR DRIVERS 1 AND	05 09 17 1 ADDRESS BITS 1 THRU 9 QUIPUT FROM PTC	05 05 10 1 INVERSE AZ A3 A4 A5	05 05 10 1 DNE DUTPUT ADDRESS REGISTER LATCHES 2 3 4 5
Figure 10-28 Sheet Number	920	050	650	039	920	920	940	039	039	045	• • • • • • • • • • • • • • • • • • • •	034	710	017	110	900	110	017
Symbol Fi	29 DEGREES CENT B	2800150 NOT	2800150	300 CPS COUNT DOWN	35 DEGREES CENT A	35 DEGREES CENT B	SOOCPS MV	512V	64X THRU 512	8 PL THRU 15 PL	41 A3 NT A2	AL NOT AZ A3	1 NOT		AL THRU A4 IND 1 2	AL THRU A9 PTC	A2 A3 A4 A5 NOT	A2 A3 A4 A5

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 OB OI 1 AZ A3 INVERSE A1 ANDED LEVEL ADDRESS BITS 10 Decome	05 08 01 1 AZ INVERSE AL A3 ANDED LEVEL ADDRESS BITS 10 Decode	05 OG OL L A3 INVERSE AL A2 ANDED LEVEL ADDRESS BITS 10 Decude	05 08 02 1 A4 A5 A6 ANDED LEVEL ADDRESS BITS 10 DECODE	05 08 02 1 A4 A5 INVERSE A6 ANDED LEVEL ADDRESS BITS 10 Decode	05 OB 02 1 A4 A6 INVERSE A5 ANDED LEVEL ADDRESS BITS 10 Decode	05 OR 02 1 A4 INVERSE A5 A6 ANDED LEVEL ADDRESS BITS [O	05 OB 02 1 AS A6 INVERSE A4 ANDED LEVEL ADDRESS BITS 10 Decode	05 OB 02 1 AS INVERSE A4 A6 ANDED LEVEL ADDRESS BITS 10 Decode	05 20 14 1 ADDRESS BITS 5 THRU & INDICATOR ORIVERS 1 AND 2	05 05 11 1 INVERSE A6 A7 A8 A9	05 05 II I ONE OUTPUT FROM ADDRESS REGISTER LATCHES & 7 8 9	OS OB OZ 1 AG INVERSE A4 A6 ANDED LEVEL ADDRESS BITS 10 Decome	05 08 03 1 A7 A8 A9 ANDED LEVEL ADDRESS BITS 10 DECODE	05 08 03 1 A7 A8 INVERSE A9 ANDED LEVEL ADDRESS BITS 10 Decode
Figure 10-28 Sheet Number	034	034	034	017	4 60	9 *	034	034	960 .	2 017	110	110	034	034	034
Symbol	AZ A3 NT A1	A2 NOT A1 A3	A3 NOF A1 A2	A4 A5 A6	A4 A5 NT A6	A4 A6 NT A5	A5 NT A5 A6	AS A6 NT A4	A5 NV A4 A6	AS THEU AS IND 1 2	A6 A7 A6 A9 NOT	A6 A7 A8 A9	A6 NT A4 AS	A7 A8 A9	A7 A8 NT A9

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 08 03 1 A7 INVERSE A8 A9 ANDED LEVEL ADDRESS BITS 10 Decore	05 08 03 1 AB INVERSE AB A9 ANDED LEVEL ADDRESS BITS IC Decode	05 05 12 1 ADDRESS 9 PHASE A DELAYED INVERSE	05 20 16 1 ADDRESS BIT 9 INDICATOR DRIVER	05 09 04 1 CNE OUTPUT BINARY CODE DECIMEL LATCHES AA 68	OS OG 13 1 ADDRESS BIT GATE	OS OG 24 1 ONE DUTPUT ACCUMULATOR O LATCH AT END OF DLA. Delay a latches 1 thau 30	05 06 24 1 ONE OUTPUT ACCUMULATOR 1 LATCH AT INPUT TO DELAY B LATCHES 1 THRU 21	05 08 21 1 ACCUMULATOR BITS 12 THRU IS PTC QUIPUT	05 OB 22 1 ACCUMULATOR BITS IN THRU 19 PIC DUTPUT	US OB 18 1 ACCUMULATOR BITS 1 THRU 3 PTC DUTPUTS	05 08 23 1 ACCUMULATOR BITS 20 THRU 23 PTC GUTPUT	05 08 24 1 ACCUMULATOR BITS 24 AND 25 PTC OUTPUT	05 08 19 1 ACCUMULATOR BITS 4 THRU 7 PTC OUTPUTS	05 08 20 1 ACCUMULATOR BITS 8 THRU 11 PTC OUTPUT	05 08 18 1 ACCUMULATOR SIGN BIT PTC GUTPUT	05 08 17 1 ACNE COMPUTER SINGLE STEP FEED THRU PTC	
Figure 10-28 Sheet Number	034	034	025	210	037	\$10	013	610	910	910	910	910	910	910	910	910	900	•
Symbol	A7 NT A8 A9	A6 NT A7 A9	A9PAD NOT	A9 IND 1 2	AA 88	796	ACCO	ACC1	ACC BIT 12 THRU 15	ACC BIT 16 THRU 19	ACC 817 1 2 3	ACC BIT 20 THRU 23	ACC BIT 24 25	ACC BIT 4 THRU 7	ACC BIT B THRU 11	ACC BIT SIGN	ACNEST	1

Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
ADRES AL-A4 MOT	990	05 03 01 1 INVERSE ADRRR A1-A4
AORBR A1-A4	\$90	05 03 01 1 AUDRESS BUFFER REG BITS AL THAU AA
ADRBR AS-AS NOT	990	05 03 32 1 INVERSE ADRBR AS-A8
ADRBR AS-A8	990	05 03 02 1 ADDRESS BUFFER REG BITS AS THRU AB
ADRBR A9 NOT	990	05 03 03 I INVERSE ADRDR A9
ADRBR A9	590	05 03 03 1 ADDRESS BUFFER REG BIT A9
ADREN OP1-OP4 NOT	990	05 03 04 1 INVERSE ADRRR OPI-OP4
ADRBR OP1-0P4	990	05 03 04 1 ADDRESS BUFFER REG BITS OP1 THRU OP4
ADR CUMP NOT	690	OS 03 16 1 INVERSE ADM COMP
ADR COMP	690	05 03 16 1 ADDRESS COMPARE
ADR IND INH MOT	610	OS 20 15 1 ADDRESS INDICATOR INHIBIT INVERSED
ADV IND 2	640	OS 15 15 1 ADVANCE INDICATOR 2
ADV IND	640	OS 15 15 1 ADVANCE INDICATOR DRIVER
ADV RST	100	05 04 14 1 ADVANCE RESET TIMING CONTROL LEVEL
ADV SET B	200	05 04 13 1 ADYANCE SFT B INVERSE LEVEL
ATO IND	015	05 13 08 1 ACCUMULATOR INSTRUCTION CHANNEL LATCH O
A10	510	05 06 29 1 GNE GUTPUT LATCH O AT END OF ACCUMULATOR
AII 3	910	05 06 30 1 DNE OUTPUT LATCHES 1 AND 3 AT END OF ACCUMULATE INSTRUCTION CHANNEL DLB LATCHES
A12-A13 1MD	910	05 13 08 1 ACCUMULATOR INSTRUCTION CHARMEL LATCHES 2 AND 3

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 06 31 1 DNE DUTPUT LATCH 4 AT END OF ACCUMULATOR INSTRUCTION CHANNEL DLB LATCHES INDICATOR DRIVER INSTRUCTION CHANNEL DLB LATCHES	OS 13 09 1 ACCUMULATOR INSTRUCTION CHANNEL LATCHES O AND 1 INDICATOR DRIVERS	05 09 02 1 ALPHA SPACE	05 07 22 1 INVERSE LEVEL OF DECODED LOGICAL AND OPERATION	05 06 07 1 BIT GENERATOR LATCH A ZERO BUTPUT	05 06 07 1 BIT GENERATOR LATCH A ONE GUTPUT	OS 15 13 1 AUTOMATIC AND FOWARD	05 15 OL 1 AUTCHATIC FROM DRIVE SOURCE A	OS 15 OL 1 AUTOMATIC INDICATOR DRIVER GUTPUT	05 15 01 1 AUTOMATIC RELAY COIL DRIVER GUTPUT	OS 15 19 1 AUTOMATIC RESTART	OS 11 OL 1 BINARY CODED DECIMEL LATCH	05 11 07 1 BINARY CODED DECINEL MODE	05 65 27 1 INVERSE BG13 14	05 05 27 1 BIT GATES 13 14	05 05 24 1 INVERSE BG1 2 3 4	05 05 24 1 BIT GATES 1 2 3 4	05 05 25 1 INVERSE BG5 6 7 8
Figure 10-28 Sheet Number	\$10	910	037	910	\$00	\$00	140	640	640	640	050	045	048	900	900	900	900	900
Symbol	*1 *	AI 0 AI L 1MD	ALP SPA	AND NOF	A NT	•	AUTO AND FWO	AUTO A	AUTO IND	AUTO RLY COIL	AUTO R START	BCD LATCH	BCD MODE	BG13 14 NT	8613 14	BG1 2 3 4 NT	BG1 2 3 4	865 6 7 8 NT

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 05 25 1 BIT GATES 5 6 7 8	05 05 26 1 869 10 11 12 INVENSED	05 05 26 1 BIT GATES 9 10 11 12	05 04 05 1 BIT GATE SELECT GENERATE SCOPE SYNC BH CE PANEL	05 C9 09 1 BLACK MAGNET DRIVER BUTPUT	05 11 16 1 BLCCK TRANSFER OF DATA TO PRINTER	05 09 09 1 DEGATE LEVEL PRINT CONTROLS	OS OT OB 1 INVERSE BOR	05 97 03 1 DUTPUT B LATCH TO ADD SUS UNIT	OS 11 OT 1 BUFFER LOAD OCTAL PARITY ONE CUIPUT OF A LATCH	05 11 07 1 BUFFER LOAD OCTAL PARITY ZER LATCH GUTPUT	05 14 19 1 INVERSE CI-C3	05 14 19 1 CONTROL LEVELS 1 2 AND 3	05 02 03 1 INVERSE CAI3	05 11 15 1 PRINTER CARRIAGE BUSY INVERSE LEVEL	04 11 01 0 - 05 11 15 1 TYPEBAR IN NOTION	04 II 01 0 - 05 II 15 I CARRIAGE AT A PUNCH IN CHANNEL 12 Of Carriage Control Tape	05 11 01 1 CARRIAGE CONTROL LATCH ZERO OUTPUT	05 11 O1 1 CARRIAGE CONTROL LATCH DRE GUTPUT	05 10 05 1 CARRIAGE LEFT PLOTTER
Figure 10-28 Sheet Number	900	900	900	*	038	240	038	010	010	048	640	190	190	063	*	30	***	7,0	240	039
Symbol S	865 6 7 8	869 10 11 12 NT	869 10 11 12	BG SELECT	BLACK MAG	BLOCK DATA	BLOCK TILT ROTATE	BOR NOT	50 R	BUFF LD OCT PARITY	BUFF LO OCT PAR NT	C1-C3 NOT	C1-C3	CALS NOT	CARR BUSY NE	CARR BUSY	CARR CH 12	CARR CTAL LTCH MT	CARR CTRL LTCH	CARR LEFT PLOT

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 10 03 1 CARRIAGE LEFT LATCH ONE OUTPUT DATA SIGN INPUT	05 09 09 1 CARRIAGE RETURN MASNET DRIVER DUTPUT	05 10 05 1 CARRIAGE RIGHT PLOTTER	05 10 03 1 CARRIAGE RIGHT LATCH ZERO GUTPUT DATA SIGN IMPUT	05 07 08 1 CLEAR BUFFER REGISTER 1 2	05 15 06 1 CHAKACTER COUNTER BIT RUN FROM DRIVER SOURCE A	05 15 UB I INVERSE CB RUN 2	05 03 15 1 INVERSE CD RST	05 03 15 1 COMPUTER DISPLAY RESET	05 G7 22 1 CHANGE DATA SECTOR OPERATION	05 05 20 1 CHANGE DATA SECTOR TIME PHASE A CLOCK PULSE V	05 05 20 1 CHANGE DATA SECTOR TIME PHASE A CLOCK PULSE Z	05 02 03 1 COMPARE ERRUR DUTPUT FROM 3RD DELAY LATCH AT END OF ACCUMULATOR, INSTRUCTION CHANNEL. INDICATOR DRIVER	05 02.03 1 INVERSE OF CEA13	05 02 05 1 COMPARE ERROR BUFFER RECISTER 14 INDICATOR ORIVER	05 02 05 1 COMPARE ERROR BUFFER REGISTER 14 INVERSE	05 02 05 1 COMPARE ERROR OPERAND ADDRESS COMPARE INVERSE	05 02 05 1 COMPARE ERROR OPERAND ADDRESS INDICATOR DNIVER	04 04 02 0 - 05 04 13 1 ADVANCE OFF CE PANEL
Figure 10-28 Sheet Number	039	038	669	039	800	140	140	690	690	910	910	910		063	063	063	063	063	. 100
Symbol	 CARR LEFT	CARR RET MAG	CARR RIGHT PLOT	CARR REGHT	CBR 1 2	CB RUN A	CB RUN NOT	CD RST NOT	CD RST	SQO	CDS TAY	COS 142	CEALS UND	CEALS HOT	CEBRI4 IND	CEBRI4 NOT	CEOAC NOT	CEOAC	CE ADV UFF

ALD and/or Figure 10-4 LN Number and Symbol Definition	04 04 02 0 - 05 04 13 1 ADVANCE SWITCH ON CE PANEL	05 02 01 1 COMPARE ERROR HOP CONSTANT FOR STORAGE DURNING INTERRUPT OPERATION. INGICATOR DRIVER	05 02 01 1 CGHPARE ERROR HOP CONSTANT FOR STORAGE DURNING INTERRUPT OPERATION. INVERSE LEVEL	05 02 03 1 COMPARE ERROR SERIAL INDICATOR DUTPUT	05 02 02 1 COMPARE ERROR SECTOR SYLLABLE MODILE BUFFER REGISTER INDICATOR DRIVER	05 02 02 1 COMPARE ERROR SECTOR SYLLABLE MODULE BUFFER REGISTER INVERSE LEVEL	05 02 04 1 INDICATOR DRIVER CESSMSC	05 02 04 1 COMPARE ERROR SECTOR SYLLABLE MODULE SELF CHECK Latch inverse guiput	05 02 01 1 COMPANE ERROR TRANSFER REGISTER INDICATOR ORIVER	05 02 01 1 COMPARE ERROR TRANSFER REGISTER SERIAL INVERSED	05 04 03 1 INVERSE CGA	05 04 03 1 CLOCK GATE A PTC CLOCK PULSE GENERATOR	05 14 22 1 CHANGE TAPE READER OPERATION BIT 3	05 14 02 1 INVERSE CHANL 1	05 14 02 I CHANNEL I	05 14 02 1 INVERSE CHANL2	05 14 02 1 CHANNEL 2	05 14 03 1 INVERSE CHANL 3-4
Figure 10-28 Sheet Number	100	062	290	063	79 0	290	290	290	290	290	† 00	+ 00	190	048	940	940	840	800
Symbol	CE ADV ON	CE HOPCI IND	CE HOPCI NOT	CESER IND	CESSMAR IND	CESSABR NOT	CESSMSC IND	CESSASC NOT	CETRS IND	CETRS NOT	CGA NOT	. 490	CHANGE TROPS	CHANL 1 NOT	CHANL 1	CHANL 2 NOT	CHANL 2	CHAM. 3-4 NOT

								GISTER SSFI	TAGR)		٠	• .		٠.			••			
ALD and/or Figure 10-4 LN Number and Symbol Definition	05 14 03 1 CHANNEL 3-4	05 14 04 1 INVERSE CHANL 5-6	05 14 04 1 CHANNEL 5-6	05 C9 11 1 CHECK MAGNET DRIVER CUTPUT	05 08 14 1 UNASSIGNED	05 08 10 1 CIO CODE 002 UNASSIGNED	05 08 14 1 CIO CODE 005 READ RCA 110 (SRD)	05 08 10 1 CIO CODE 006 LOAD SHITCH SELECTION REGISTER	05 08 14 1 CIO CODE 011 READ RCA 110 (MGDR RTR	05 08 10 1 CIO CODE 012 LOAD ACA REGISTER (GC)	05 C8 14 1 CIO CODE OIS READ OCY	05 08 10 1 CIO CODE 016 LOAD COMM REC (CR)	05 06 14 1 CIO CODE 021 READ DISCRETE (DOR)	05 08 10 1 CIO CODE 022 LOAD DIS INPUT (DIN)	05 08 14 1 CIO CODE 025 READ AD CONVERTER	35 OR 10 1 CIO CODE 026 LOAD DIS INPUT (DIS)	05 08 14 1 CID CCDE 031 READ SWITCH SEL (SSR)	05 08 10 1 CIO CODE 032 LOAD NASA DISCRETES	05 08 14 1 C10 CODE 035 READ TELEMETRY A (BRD)	05 08 10 1 CIO CODE 036 LOAD DDAS REG (TS)
Figure 10-28 Sheet Number	840	048	840	033	035	035	035	035	035	980	035	035	035	035	035	035	980	980	960	035
Symbol	CHAML 3-4	CHANL S-6 NOT	CHANL 5-6	CHECK MAG	C10 001	. ID 002	CIO 008	C10 006	110 013	C10 012	CI0 015	910 019	C10 021	210 013	C10 025	C10 026	C10 031	C10 032	\$60 013	010 036

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 OB 14 1 CIO CODE 041 READ TELEMETRY 8 (BRD)	05 08 16 1 CIO CODE 042 LOAD ERROR REG	05 08 15 1 CIO CODE 045 READ DDAS (8RD)	OS OB 11 1 CIO CODE LOAD INTERRUPT REG	05 08 IS I CIO CODE OSI READ NASA SIM IMPUTS	05 08 11 1 CIO CODE LOAD OPTISYN REG	05 08 15 1 CIO CODE 055 READ TO REG SW SEL (SSFB)	05 08 11 1 CIO CODE LOAD COD SMIFT REG	05 08 15 1 CIO CODE 061 READ 10 REG RCA (GC)	05 08 11 1 CIO CODE LOAD ENABLE COD SHIFT REG	OS OB 15 1 CIO CCDE 065 READ 10 REG COMM REC (CR)	05 08 11 1 CIO CODE LGAD ENABLE COMPARE	05 08 15 1 CIO CODE 071 REAC TO REG DISCRETES (DIN)	05 08 11 1 CIO CODE TELEMETRY SAMPLE	05 08 15 1 CIO CODE 075 READ IO REG DISCRETES (DIS)	05 08 11 1 CIO CODE RCA 110 SAMPLE	05 OB 15 1 CIO CODE 101 READ IO REG NASA DISCRETES	05 08 11 1 CIO CODE SAMPLE RESET	05 08 15 1 CIO CODE 105 READ 10 REG DDAS (TS)	05 08 11 1 CIO CODE SET DA DST LATCH
Figure 10-28 Sheet Number	980	035	035	035	035	035	035	035	035	035	035	035	035	035	960	035	035	035	035	035
Symbol	140 010	C10 042	C10 045	940 013	150 013	C10 052	C10 055	2 950 013	190 013	C10 062	C10 065	C10 086	C10 011	C10 072	610 013	610 076	101 010	C10 102	501 013	901 013

				•	:							AZTEC					-	٠.		
ALD and/or Figure 10-4 LN Number and Symbol Definition	05 OB 16 1 CIO CODE 111 READ TO REG ERRORS	05 08 12 1 CIO CODE 112 RESET DA DST LATCH	05 08 06 1 PTC CONTROL SINGLE STEP	05 08 16 1 CIO CODE 115 READ IN REC INTERRUPT	05 08 12 1 CIO CODE 116 SET DA MALT LATCH	05 08 16 1 C10 C02 121 READ 10 REG OPTISYN	05 08 12 1 CIO CODE 122 RESET DA MALT LATCH	05 08 16 1 CIO CODE 125 READ ADDRESS REG (AZTEC)	05 08 12 1 CIO CODE 126 INHIBIT ACCEL SUB	05 OR 16 1 CIO CODE 131 UNASSIGNED	05 08 12 1 CIO CODE 132 SET ACCEL PLUS OR MINUS	05 08 16 1 CIO CODE 135 LVDCNE REAL TIME COUNTER A	05 08 12 1 LOAD ACCEL DELAY LINE	05 08 16 1 CIG CODES 141 145 151 UNASSIGNED	05 08 12 1 CIO SPARES	05 13 13 1 CONTROL INPUT GUTPUT CODE 154 PHASE A	05 13 13 1 CONTROL HIPUT OUTPUT CODE 154 PHASE 8	05 13 13 1 CONTROL INPUT CUTPUT CODE 154 PMASE C	05 13 01 1 INVERSE CIO 154	05 13 01 1 CONTROL INPUT OUTPUT CODE 154
Figure 10-28 Sheet Number	035	035	035	035	980	035	035	035	980	638	035	035	035	035	035	036	036	036	036	036
Symbol	111 013	C10 112	510 114	\$11 013	911 012	121 013	C10 122	C10 125	C10 126	161 013	C10 132	CEO 135	C10 136	C10 141 THRU 151	CIO 142 TMRU 152	CID 154A	C10 1548	245 012	CIO 154 NOT	CIO 154
	-		٠		-		-	-	-					-	_	•		•	_	-

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 08 13 1 CIO SPARES	05 08 07 1 PROGRAH LOOP LIGHTS	OS OR O7 1 DISCRETE GUTPUTS	05 13 13 1 CONTROL INPUT GUTPUT CODE 214 PHASE A	05 13 13 1 CONTROL INPUT OUTPUT CODE 214 PHASE B	05 13 13 1 CONTROL INPUT GUTPUT CODE 214 PHASE C	05 13 01 1 INVERSE CIO 214	05 13 O1 1 CONTROL INPUT GUTPUT CODE 214	05 13 13 1 CONTROL INPUT CUTPUT CODE 220 PHASE A	05 13 13 1 CONTROL INPUT OUTPUT CODE 220 PHASE B	OS 13 13 1 CONTROL INPUT CUTPUT CODE 220 PHASE C	05 13 01 1 INVERSE CID 220	05 13 01 1 CONTROL INPUT GUTPUT CODE 220	05 13 14 1 CONTROL INPUT CUIPUT CONTROL	04 07 01 0 - 05 07 03 1 CONTROL IMPUT DUTPUT DATA TO LINE TERMINATOR TERMINATOR DUTPUT TO BOR LATCH	05 08 17 1 CONTROL INPUT GUTPUT OPERATION CODE GUTPUT PTC	05 07 21 1 CODES INPUT BUTPUT INSTRUCTION	05 10 OL 1 CONTROL INPUT GUTPUT K LATCH PLOTTER DRUM MOTION	05 10 61 1 CONTROL INPUT GUTPUT Y LATCH PLOTTER CARRIAGE MOTION
Figure 10-28 Sheet Number	035	035	035	980	036	036	960	036	036	036	036	036	980	036	010	900	610	039	980
Symbol	CIO 156 THRU 216	\$10 204	C10 210	C10 214A	C10 2148	C10 214C	C10 214 NOT	\$12 OIO	C10 220A	C10 2206	2022 013	C10 220 40T	C10 220	CIO CIRL	CIO DATA C	C10 PTC	010	CIO X LATCH	CIO Y LATCH

ALD and/or Figure 10-4 LN Number and Symbol Definition	OS 10 OL 1 CONTROL INPUT DUTPUT Y CENERATION OF COUNT GATE	05 10 01 1 CONTROL INPUT QUIPUT & LATCH PLOTTER PEN MOTION	05 07 06 1 CHECK PARITY	05 04 13 1 CLOCK OFF	05 07 10 1 INVERSE CLTR	05 07 10 1 CLEAR TRANSFER REGISTER	05 07 16 1 CLEAR TRANSFER REGISTER AND W CLOCK TIME	05 07 05 1 CLEAR X CLOCK TIME	05 11 09 1 INVERSE CNT 1 2 4 8	05 11 09 1 OCTAL OUTPUTS 12 STATE COUNTER	05 11 02 1 COUNTER RESET	05 08 34 1 CIO CODE OOD SET INTERRUPT INHIBIT REGISTER	05 08 04 1 CIO CODE 004 RESET INTERRUPT INHIBIT REGISTER	05 08 04 1 CIO CODE 010 RESET INTERRUPT -1	05 08 04 1 CIO CODE 014 RESET INTERRUPT -2	05 08 04 1 C10 C00E 020 RESET INTERRUPT -3	05 08 04 1 CIO CODE 024 RESET INTERRUPT -4	05 08 04 1 CIO CODE 030 RESET INTERRUPY -5	05 08 04 1 CIO CODE 034 RESET INTERRUPT -6	05 08 04 1 CIO CODE 043 RESET INTERRUPT =7
Figure 10-28 Sheet Number	039	039	800	007	800	800	800	900	045	240	045	034	034	034	034	034	034	034	034	034
Symbol	¥ 013	CTO Z LATCH	CKP	CLOCK OFF	CLTR NOT	CLTA	נרא ,	CLX	CNT 1 2 4 8 NT	CNT 1 2 4 8	CNT RST	CODE 000	C00E 004	010 3000	CODE 014	CODE 020	C00E 024	CODE 030	CODE 034	CODE 040

			٠.								STEP LATCH								٠	
umber	60	•	01•	11-	-12	#13	*1-	\$10	-16	LATCH	SINGLE	2			FROL		-			
ALD and/or Figure 10-4 LN Number and Symbol Definition	INTERRUPT	INTERRUPT	INTERRUPT	INTERAUPT	INTERRUPT	INTERRUPT	INTERRUPT	INTERRUPT	INTERRUPT	RESET INTERRUPT	SET PTC CONTROL	IVPE ALPHANUMERIC	DECIMEL	CTAL	TYPERHRITER CONTROL	×	>	2 X	SCAN INTERRUPT	
Figure ymbol I	044 RESET	RESET	054 RESET	RESET	RESET	RESET	RESET	RESEL	104 RESET	RESET		TYPE A	TYPE	TYPE OCTAL		PL OTTER	PLOTTER	PLOFFER		PRINT
1/or und S		020		090	190	970	120	001		110	114	120	124	130	134	140	=	150	154	160
D and	CODE	CODE	C10 C00E	CODE	CODE	CIO CODE	CODE	CODE	3000	CODE	CODE	C10 C00E	CODE	CODE	CODE	CODE	CODE	CODE	CODE	CODE
AL	010	010	010	013	010	013	013	013	010	010	010	C10	05	010	213	010	010	010	013	C10
	-	-		-	-	1 - 50	-	-	~	-	~	~	-	-	-	-	_	-	-	***
	9	05	- 05	9	0		0.5	0	0.5	90	90	90	90	8	90	8	90	90	0	01
	05 08	90 50	90 50	90 50	05 08	05 08	05 08	05 08	05 08	05 08	05 08	05 08	05 08	05 08	05 08	05 08	05 08	05 08	05 08	05 08
Figure 10-28 Sheet Number	034	034	034	034	034	034	034	034	034	034	034	034	034	034	034	034	034 0	034 (034) veo
																	-			÷
Symbol	***	050	0.54	090	30	010	720	100	104	017	114	120	12.	130	134	. 041	¥1	150	154	160
Ø	CODE 044	CODE 050	CODE 054	CODE 000	CODE 064	CODE 076	CODE 074	CODÉ 100	CODE 104	CODE 110	CODE 114	CUDE 150	C00E 124	CGDE 130	C00E 134	C()DE 140	C00E 144	CODE 150	CODE 154	CODE 160

CODE 164 CODE 170 CODE 170 CODE 170 CODE 170 CODE 170 CODE 170 CODE 170 CODE 170 CODE 170 CODE 170 CODE 170 CODE 200 CODE 2	Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
034 05 08 07 1 CIO CODE 170 PRINT BCD 034 05 08 07 1 CIO CODE 200 UNASSIGNE 034 05 08 07 1 CIO CODE 200 UNASSIGNE 034 05 08 07 1 CIO CODE 210 DISCRETE 034 05 08 07 1 CIO CODE 210 DISCRETE 034 05 08 07 1 CIO CODE 210 DISCRETE 034 05 08 07 1 CIO CODE 220 READ DISC 034 05 08 07 1 CIO CODE 220 READ DISC 034 05 08 07 1 CIO CODE 224 THRU 260 034 05 08 02 2 CIO CODE 774 LINE PRINT 034 05 08 02 2 CIO CODE 775 PRINT ACC 007 05 04 04 1 INVERSE CTRL 007 05 04 04 1 COMPUTER CONTPOL FROM 039 05 10 04 05 10 CODE 775 PRINT ACC 007 05 04 04 1 COMPUTER CONTPOL FROM 039 05 10 04 05 10 CODE 775 PRINT ACC 004 05 05 04 15 INVERSE LEVELSE N X Y AND 004 05 04 15 INVERSE LEVELSE CPN X Y	CODE 164	9	08 07 1 CIO CODE 164 PRINT
034 05 08 07 1 CIO CODE 174 UNASSIGNE 034 05 08 07 1 CIO CODE 200 UNASSIGNE 034 05 08 07 1 CIO CODE 204 PROGRAM L 034 05 08 07 1 CIO CODE 214 READ DISC 034 05 08 07 1 CIO CODE 214 READ DISC 034 05 08 07 1 CIO CODE 214 READ DISC 034 05 08 07 1 CIO CODE 224 THRU 324 034 05 08 02 2 CIO CODE 224 THRU 324 034 05 08 02 2 CIO CODE 774 LINE PRIN 007 05 04 04 1 INVERSE CTRL 007 05 04 04 1 COMPUTER CONTPOL FROM 039 05 10 04 1 GATES 300CPS COUNT DON 04 04 04 01 0 - 05 04 01 1 EXTERNAL COMPUTER CONTPOL THING 004 05 06 05 1 CLOCK PULSE W FROM DRI 004 05 06 05 1 CLOCK PULSES W X Y AND 004 05 04 15 1 INVERSE LEVELS CPW X Y	CODE 170	034	08 07 1 CIO CODE 170 PRINT
034 05 08 07 1 C10 C0DE 200 UNASSIGNE 034 05 08 07 1 C10 C0DE 204 PROGRAM L 034 05 08 07 1 C10 C0DE 210 DISCRETE 034 05 08 07 1 C10 C0DE 214 READ DISC 034 05 08 07 1 C10 C0DE 224 READ DISC 034 05 08 07 1 C10 C0DE 224 THRU 260 034 05 08 02 2 C10 C0DE 774 LINE PRIN 034 05 08 02 2 C10 C0DE 775 PRINT ACC 007 05 04 04 1 INVERSE CTRL 007 05 04 04 1 GATES 300CPS COUNT DOW 039 05 10 04 1 GATES 300CPS COUNT DOW 04 04 04 01 0 - 05 04 01 1 EXTERNAL 064 05 05 05 1 CLOCK PULSE W FROM DRI 064 05 05 15 1 INVERSE LEVELS CPW X Y AND	CJDE 174	*60	08 07 1 C10 CCDE
034 05 08 07 1 CIO CODE 210 DISCRETE 034 05 08 07 1 CIO CODE 210 DISCRETE 034 05 08 07 1 CIO CODE 214 READ DISC 034 05 08 07 1 CIO CODE 220 READ DISC 034 05 08 07 1 CIO CODE 224 THRU 260 034 05 08 02 2 CIO CODE 774 LINE PRIN 034 05 08 02 2 CIO CODE 775 PRINT ACC 007 05 04 04 1 INVERSE CTRL 007 05 04 04 1 COMPUTER CONTPOL FROM 039 05 10 04 1 GATES 300CPS COUNT DOW 06 05 05 05 1 CLOCK PULSE W FROM DRI 004 05 05 05 1 CLOCK PULSE W FROM DRI 004 05 04 15 1 CLOCK PULSES W X V AND	CODE 200	034	08 07 1 CIO CODE 200
034 05 08 07 1 C10 C0DE 210 DISCRETE 034 05 08 07 1 C10 C0DE 214 READ DISC 034 05 08 08 1 C10 C0DE 220 READ DISC 034 05 08 09 1 C10 C0DES 224 THRU 260 034 05 08 02 2 C10 C0DE 774 LINE PRIN 034 05 08 02 2 C10 C0DE 775 PRINT ACC 007 05 04 04 1 INVERSE CTRL 007 05 04 04 1 COMPUTER CONTPOL FROM 039 05 10 04 1 GATES 300CPS COUNT DOW 04 04 04 04 1 CLOCK PULSE W FROM DRI 064 05 04 15 1 CLOCK PULSE W FROM DRI 064 05 04 15 1 INVERSE LEVELS CPW W V	CODE 204	950	08 07 1 CIO CODE 204
034 05 08 07 1 CIO CODE 214 READ DISC 034 05 08 08 1 CIO CODE 220 READ DISC 034 05 08 09 1 CIO CODES 224 THRU 260 034 05 08 02 2 CIO CODE 774 LINE PRIN 034 05 08 02 2 CIO CODE 774 LINE PRIN 007 05 04 04 1 INVERSE CTRL 007 05 04 04 1 GATES 300CPS COUNT DOW 039 05 04 04 1 GATES 300CPS COUNT DOW 007 04 04 04 01 0 - 05 04 01 1 EXTERNAL CENERATE COMPUTER CONTROL TIMING 004 05 04 05 1 CLOCK PULSES W FROM DRI 004 05 04 15 1 INVERSE LEVELS CPW W V	CODE 210	034	08 07 1 C10 C0DE 210
034 05 08 08 1 CIO CODE 220 READ DISC 034 05 08 09 1 CIO CODES 224 THRU 260 034 05 08 02 2 CIO CODE 774 LINE PRIN 034 05 08 02 2 CIO CODE 774 LINE PRIN 007 05 04 04 1 INVERSE CTRL 007 05 04 04 1 COMPUTER CONTPOL FROM 039 05 10 04 1 GATES 300CPS COUNT DOW 060 05 04 01 0 - 05 04 01 1 EXTERNAL GENERATE COMPUTER CONTROL TINING 004 05 04 15 1 CLOCK PULSES W X Y AND 004 05 04 15 1 INVERSE LEVELS CPW X Y	CODE 214	034	08 07 1 CIO CODE 214 READ
1 260 034 05 08 08 1 C10 CODES 224 THRU 260 034 05 08 09 1 C10 CCDES 264 THRU 324 034 05 08 02 2 C10 CODE 774 LINE PRIN 034 05 08 02 2 C10 CODE 774 LINE PRIN 007 05 04 04 1 INVERSE CTRL 007 05 04 04 1 COMPUTER CONTPOL FROM 039 05 10 04 1 GATES 300CPS COUNT DOW 064 05 04 01 1 EXTERNAL GENERATE COMPUTER CONTROL THRING 004 05 04 05 1 CLOCK PULSES M X Y AND 004 05 04 15 1 INVERSE LEVELS CPW K Y	C00E 220	034	08 08 1 CIO CODE 220 READ DISCRETE
034 05 08 02 2 CIO CODE 774 LINE PRIN 034 05 08 02 2 CIO CODE 774 LINE PRIN 034 05 08 02 2 CIO CODE 775 PRINT ACC 007 05 04 04 1 INVERSE CTRL 007 05 04 04 1 COMPUTER CONTPOL FROM 039 05 10 04 1 CATES 300CPS COUNT DOW 06 05 06 01 0 - 05 04 01 1 EXTERNAL CENERATE COMPUTER CONTROL TIMING 004 05 04 15 1 CLOCK PULSES W FROM DRI 004 05 04 15 1 INVERSE LEVELS CPW W V	CODE 224 THRU 260	034	08 08 1 CIO CODES 224 THRU
034 05 08 02 2 CIO CODE 774 LINE PRIN 034 05 08 02 2 CIO CODE 775 PRINT ACC 007 05 04 04 1 INVERSE CTRL 007 05 04 04 1 COMPUTER CONTPOL FROM 039 05 10 04 1 GATES 300CPS COUNT DOW 004 04 04 01 0 - 05 04 01 1 EXTERNAL GENERATE COMPUTER CONTROL TIMING 004 05 04 15 1 CLOCK PULSES W Y AND 004 05 04 15 1 INVERSE LEVELS CPW W Y	CODE 264 THRU 324	034	08 09 1 C10
034 05 08 02 2 CIO CODE 775 PRINT ACC 007 05 04 04 1 INVERSE CTRL 007 05 04 04 1 COMPUTER CONTPOL FROM 039 05 10 04 1 GATES 300CPS COUNT DOW 007 04 04 01 0 - 05 04 01 1 EXTERNAL GENERATE COMPUTER CONTROL TIMING 004 05 04 15 1 CLOCK PULSES W Y AND 004 05 04 15 1 INVERSE LEVELS CPW W Y	C00E 774	034	08 02 2 CIO CODE 774 LINE
007 05 04 04 1 INVERSE CTRI. 007 05 04 04 1 COMPUTER CONTPOL FROM 039 05 10 04 1 GATES 300CPS COUNT DOW 007 04 04 01 0 - 05 04 01 1 EXTERNAL GENERATE COMPUTER CONTROL TIMING 004 05 04 05 1 CLOCK PULSES W FROM DRI 004 05 04 15 1 INVERSE LEVELS CPW W Y	CODE 775	034	08 02 2 CIO CODE 775 PRINT
007 05 04 04 1 COMPUTER CONTPOL FROM 039 05 10 04 1 GATES 300CPS COUNT DOW 007 04 04 01 0 - 05 04 01 1 EXTERNAL GENERATE COMPUTER CONTROL TIMING 004 05 04 15 1 CLOCK PULSES W X V AND 004 05 04 15 1 INVERSE LEVELS CPW K Y	COMP CTRL NOT	007	1 40 40
039 05 10 04 1 GATES 300CPS COUNT DOW 007 04 04 01 0 - 05 04 01 1 EXTERNAL GENERATE COMPUTER CONTROL TIMING 004 05 06 05 1 CLOCK PULSES W Y AND 004 05 04 15 1 INVERSE LEVELS CPW W Y	CONP CTRL	400	04 04 1 COMPUTER CONTPOL FROM EXTERNAL
007 04 04 01 0 - 05 04 01 1 EXTERNAL GENERATE COMPUTER CONTROL TIMING 004 05 06 05 1 CLOCK PULSE W FROM DRI 004 05 04 15 1 INVERSE LEVELS CPW K V	COUNT GATE	039	10 04 1
004 05 06 05 1 CLOCK PULSE W FROM DRIVE SOURCE B 004 05 04 15 1 CLOCK PULSES W X V AND Z FROM DRIVE 004 05 04 15 1 INVERSE LEVELS CPW X Y AND Z	CP CABLE	100	
004 05 04 15 1 CLOCK PULSES W X V AND Z FROM DRIVE 004 05 04 15 1 INVERSE LEVELS CPW X Y AND Z	S RAD	* 00	06 05 1 CLOCK PULSE W FROM DRIVE SOURCE
004 05 04 15 1 INVERSE LEVELS CPU K V AND	CPW X V Z A	500	04 15 1 CLOCK PULSES H X Y AND 2 FROM DRIVE
	CPW X V Z NOT	***	04 15 1 INVERSE LEVELS CPU K Y AND

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 04 15 1 CLGCK PULSES M X Y AND Z	05 06 05 1 CLOCK PULSE X FROM DRIVE SOURCE'S	05 06 05 1 CLOCK PULSE V FROM DRIVE SJURCE 8	05 06 05 1 CLOCK PULSE Z FROM DRIVE SOURCE 8	05 07 C1 CARRY	05 04 02 I CLUCK W FROM EXTERNAL SOURCE	05 13 01 1 COMPUTER SINGLE STEP INDICATOR DRIVER	05 13 01 1 COMPUTER SINGLE STEP INDICATOR DRIVER	05 04 14 1 INVERSE CST	05 04 14 1 COMPUTER SINGLE STEP	04 04 01 0 - 05 04 12 1 COMPUTER SINGLE STEP	05 02 01 1 COMPARE TRANSFER REG SERIAL INVERSED	05 04 04 1 PTC CLOCK PULSES W X V Z	04 04 01 0 - 05 04 01 1 CLOCK PULSE W EXTERNAL SOURCE	05 14 20 1 INVERSE CYCO, CYC4	05 14 20 1 CYCLE O THRU CYCLE 5 LEVELS	05 04 10 1 DISCRETE RECISTER INDICATOR DRIVERS	05 04 10 1 DISCRETE REGISTER CUTPUTS TO 10	05 04 09 1 DISCRETE REGISTER INDICATOR DRIVERS	05 04 09 1 DISCRETE REGISTER CUTPUTS TO 10
Figure 10-28 Sheet Number	* 00	*00	\$ 00	9 0 0	010	* 00	100	100	100	100	690	290	* 0	100	190	190	100	100	100	100
Symbol	CPE X Y 2	CPK 8	CPY 6	8 743	·	73. U	CST IND 1	CST IND 2	CST NT	CST	CST SW	CTRS NOT	CH CY CY C2	CW 08 W	CVC3 NOT CVC4 NOF	CYCO - CYCS	D1 02 1ND	20 10	03 04 05 06 1NO	03 04 05 06

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 13 09 1 DATA REAG OUT	05 15 21 1 DATA ADDRESS COMPARE INDICATOR DRIVER	OS 15 21 1 DATA ADDRESS COMPARE	05 13 05 1 DATA BIT 13 INDICATOR DRIVERS 1 AND 2	05 11 13 1 DATA BIFS 1 AND 2 BCD SUFFER LOAD	05 13 02 1 DATA BITS 1 THRU 4 INDICATOR DRIVERS 1 AND 2	05 11 14 1 DATA BITS 4 8 AND A BCO BUFFER LOAD	05 13 03 1 DATA BITS 5 THRU 8 INDICATOR DRIVERS 1 AND 2	05 13 04 1 DATA BITS 9 THRU 12 INDICATOR CRIVERS 1 AND 2	05 13 10 1 DATA BIT 1 THRU 8	05 13 11 1 DATA BITS 9 THRU 17	05 13 10 L DATA BIT SIGN	05 13 12 1 DATA BITS 18 THRU 25	OS 11 15 1 DATA BIT B BUFFER LOAD	05 11 16 1 DATA BIT C BUFFER LOAD	05 02 16 1 DATA DISPLAY INPUT	04 04 01 0 - 05 34 12 1 DIRECT COMPUTER COMPUTER SINGLE Step	05 15 01 1 DATA DISPLAY FROM ORIVE SOURCE A	05 03 14 1 DATA DISPLAY COMPARE	05 02 14 1 DATA DISPLAY HALT
Figure 10-28 Sheet Number	045	040	049	023	043	023	043	023	023	240	240	042	045	**	**	990	690	640	690	690
Symbol	DARO	CA COMP IND	DA COMP	DATA 13 140 1 2	DATA 1.2	DAFA 1 4 [ND 1 2	DATA 4 B A	DATA 5 8 1ND 1 2	DATA 9 12 IND 1 2	DATA BIT I THRU 8	DATA BIT 9 THRU 17	DATA SIT SIGN	DATA BITS 18 TO 25	DATA B	DATA C NT	DATA DIS IN	DC CST	₩ 00	DD COMP	DD MALT

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 15 20 1 DATA DISPLAY INDICATOR DRIVER	05 15 01 1 INVERSE DD A	05 15 01 1 DATA DISPLAY RELAY COIL DRIVER GUTPUT	05 02 15 1 DATA DISPLAY SHIFT REGISTER CONTROL 1	05 02 15 1 INVERSE DOSC2	05 02 15 1 DATA DISPLAY SHIFY REGISTER CONTRUL 2	05 11 09 1 DECIMEL GUIPUTS 12 STATE COUNTER	05 11 10 1 DECIMEL GUTPUTS 12 STATE COUNTER	05 28 01 1 DETECTOR REFERENCE VOLTAGE MEMORY A	05 28 03 1 DETECTOR REFERENCE VOLTAGE MEMORY B	05 14 23 L SERIALIZED DATA INPUY TO COMPUTER	04 13 05 0 - 65 13 14 1 DISCRETE INPUTS 1 THRU 6 FROM 10	05 13 14 1 DISCRETE INPUTS 1 THRU & SMITCHES	05 04 08 1 DISCRETE REGISTER RESET	05 04 08 1 DISCRETE REGISTER SET	05 02 14 1 DISPLAY 3RD LATCH ACCURULATGR INSTRUCTION CHANNEL	05 03 12 L DISPLAY INSTRUCTION ADDRESS DISPLAY REGISTER	05 02 07 1 DISPLAY SECTOR SYLLABLE HOUGLE DISPLAY REGISTER FROM SOURCE A	05 02 07 1 DISPLAY SECTOR SYLLABLE MODULE DISPLAY REGISTER FROM SOURCE B
Figure 10-28 Sheet Number	640	040	640	990	990	990	045	045	028	028	190	980	980	100	100	990	190	430	***
Symbol	DD IND	A TON CO	DD RELAY COIL	1000	005C2 NOT	00562	DEC 1 THRU 5	DEC 6 THAU 12	DET REF VOLT A 15	DET REF VOLT B	MIO	DISCR IN I THRU 6	DISCA IN 1 TO 6 SW	DISC REG RST	136 38 38 38 10 O	DIS AI3	DIS TADA	DIS SSNOR A	OIS SSMOR B

Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
DLA 10 12 13	110	05 06 17 1 ACCUMULATOR DELAY A LATCHES 10 12 13 DNE OUTPUTS
DLA 12 IND	210	05 13 10 1 ACCUMULATOR DELAY LINE A LATCH INDICATOR DRIVER
OF 13 14 140	210	05 13 11 1 ACCUMULATOR BELAY LINE A LATCHES 13 AND 14 INDICATOR DRIVERS
014 14 16 17	210	05 06 19 1 ACCUMILATOR DELAY A LATCHES 14 16 17 ONE GUTPUTS
DFA 16 17 IND	210	OS 13 11 1 ACCUMULATOR DELAY LINE A LATCHES 16 AND 17 INDICATOR DRIVERS
DLA 18 20 21	210	05 06 20 1 ACCUMULATOR DELAY A LATCHES 18 20 21 ONE OUTPUTS
DLA 16 20 IND	210	OS 13 11 1 ACCUMULATOR DELAY LINE A LATCPES 18 AND 20 INDICATOR DRIVERS
DLA 1 2 1ND	110	OS 13 10 1 ACCUMULATOR DELAY LINE A LATCHES 1 AND 2 INDICATOR DRIVERS
DLA 1	110	05 06 18 1 ACCUMULATOR DELAY A LATCH 1 ONE DUTPUT
OLA 21 22 24 IND	013	05 13 11 1 ACCUMULATOR GELAY LIKE A LATCHES 21 22 AND 24 INDICATOR DRIVERS
DLA 22 24 25	610	05 06 21 1 ACCUMULATOR DELAY A LATCHES 22 24 25 DNE DUTPUTS
DLA 23 27 IND	610	OS 13 09 1 ACCUMULATOR DELAY LINE A LATCHES 23 AND 27 INDICATGR DRIVERS
DLA 25 26 IND	610	OS 13 12 1 ACCUMULATOR DELAY LINE A LATCHES 25 AND 26 INDICATOR DRIVERS
DLA 26 27	610	05 06 22 1 ACCUMULATOR DELAY LATCHES 26 27 ONE GUTPUTS
DLA 28 29 30 IND	013	OS 13 12 1 ACCUHULATOR DELAY LINE A LATCHES 28 29 AND 30 INDICATOR DRIVERS
DLA 28 29 30	610	05 06 23 1 ACCUMULATOR DELAY A LATCHES 20 29 30 DNE DUTPUTS

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 06 15 1 ACCUMULATOR DELAY A LATCHES 2 4 AND 5 DNE OUTPUTS	OS 13 09 L ACCUMULATOR DELAY LINE A LATCH 3 INDICATOR DRIVER	05 13 10 1 ACCUMULATOR DELAY LINE A LATCHES 4 AND 1 INDICATOR DRIVERS	05 06 16 1 ACCUMULATOR DELAY A LATCHES 6 THRU 9 ONE OUTPUTS	OS 13 10 1 ACCUPULATOR DELAY LINE A LATCHES & AND 8 INDICATOR DRIVERS	05 13 09 1 ACCUMULATOR DELAY LINE A LATCHES 7 11 15 19 INDICATOR BRIVERS	05 13 10 1 ACCUMULATOR DELAY LINE A LATCHES 9 AND 10 INDICATOR DRIVERS	OS O6 26 1 ACCUMULATOR DELAY & LATCH 10 ONE OUTPUT	05 06 27 1 ACCUMULATOR DELAY B LATCH 14 ONE DUTPUT	05 13 09 1 ACCUMULATOR DELAY LINE B LATCHES 17 14RU 21 INDICATOR DRIVERS	05 06 28 1 ACCUMULATOR DELAY B LATCH 18 ONE DUTPUT	05 36 29 1 ACCUMULATOR DELAY & LATCHES 19 20 DNE SUTPUT	05 13 08 1 ACCUMULATOR DELAY LINE & LATCH 1 INDICATOR DRIVER	OS 13 12 1 ACCUMPLATOR DELAY LINE 8 LATCHES 2 AND 3 INDICATOR DRIVERS	05 06 24 1 ACCUMULATOR DELAY B LATCH 1 DNE DUTPUT	05 06 25 1 ACCUMULATOR DELAY B LATCHES 3 AND 6 DME DUTPUTS	05 13 08 1 ACCUMULATOR DELAY LINE B LATCHES 4 THRU 16
Figure 10-28 Sheet Number	110	110	110	110	110	110	110	•10	*10	•10	▶10	510	013	013	013	910	014
Symbol	DLA 2 4 S	GLA 3 IND	DLA 4 5 IND	DLA 6 7 8 9	DLA & B IND	DLA 7 11 15 19 IND	DLA 9 TO IND	018 10	910	DLB 17 TMU 21 1MD	018 18	DLB 19 20	DIE I IND	GLB 2 3 IND	DLR 2	9 € 970	DLS 4 THRU 16 IND

05 05 20 1 DATA SECTOR BITS 1 THRU 4 CHANGE DATA SECTOR

I DATA SECTOR Y TIMING LEVEL

05 05 21

810 810

ALD and/or Figure 10-4 LN Number and Symbol Definition			1 INDICATOR DRIVERS					1168	DRUM DOWN ONE DUTPUT OF LATCH DATA SIGN INPUT	&	10 04 1 DRUM DOWN ZERO GUTPUT OF LATCH DATA SIGN INPUT	DOULE COMPARE	14 15 1 DATA SECTOR MODULE SERIAL CUT FROM SOURCE A		16 1 DATA SECTOR 1 2 3 4 INDICATOR DRIVERS	e 8	2 3
ALD and/or I and Sy	INDICATOR DRIVERS	OS OS 16 1 DELAY WEMORY	05 20 17 1 DATA HODULE O 1 INDICATOR DRIVERS	05 05 13 1 DATA MODULE 0	05 05 13 1 DATA MODULE 1	05 15 14 1 DRIVE LEFT	OS 15 14 1 DRIVE RIGHT	05 10 05 1 DRUM DOWN PLOTTER	05 10 04 1 DRUM DOWN ONE	OS 10 OS 1 DRUK UP PLOTTER	05 10 04 1 DRUM DOWN ZER	05 02 12 1 DATA SECTOR MODULE COMPARE	05 14 15 1 DATA SECTOR M	OS 14 15 1 INVERSE DSMSD	05 20 16 1 DATA SECTOR 1	05 05 21 1 INVERSE DS 1 2	05 05 21 1 DATA SECTOR 1
Figure 10-28 Sheet Number		024	019	019	610	050	050	023	039	039	039	990	650	650	018	810	610
Symbol		LY A	CNI I O H	0	-	RIVE LEFT	RIVE RICHT	RUM BOWN PLOT	RUM DOWN	RUM WP PLOT	NUN UN	SMC	SMSD A	SMSO NOT	S 1 2 3 4 IND	S 1 2 3 NOT	S 1 2 3

Symbol	Figure 10-28 Sheet Number	ALD and/or Fi and Syn
750	910	05 05 21 1 DATA SECTOR 2 TIMING LEVEL
Drdacp1-4	990	05 02 16 1 DATA DISPLAY REGISTER CLOCK PINSES 1 THRU 4
DTOR BIO	890	05 02 18 1 DATA DISPLAY REGISTER BIT 10
DTDR BIL NOT	990	05 OZ 18 1 INVERSE DTDR BLI
OTOR BII	. 890	05 02 18 1 DATA DISPLAY REGISTER BIT.11
DIOR BIZ NOT	990	05 02 19 1 INVERSE DTOR 812
DTDR 612	890	05 02 19 1 DATA DISPLAY REGISTER BIT 12
OTOR B13	990	05 02 20 1 DATA DISPLAY REGISTER BIT 13
DTOR BI4 NOT	890	05 02 20 1 INVERSE DTDR 814
DTOR 614	690	05 02 20 I DATA DISPLAY REGISTER BIT 14
DTOR BIS NOT	890	05 02 19 1 INVERSE DTDR 815
OTOR BIS	990	05 02 19 1 DATA DISPLAY REGISTER BIT 15
DTDR B16	068	05 02 26 1 DATA DISPLAY REGISTER BIT 16
OTOR BLT NOT	090	05 02 20 1 INVERSE DTDR 617
010R 817	990	05 02 20 1 DATA DISPLAY REGISTER BIT 17
OVDR BIS NOT	990	05 02 19 1 INVERSE DTDR 818
UTOR BIB	990	05 02 19 1 DATA GISPLAY REGISTER BIT 18
DTOR 61	990	05 02 18 1 DATA DISPLAY REGISTER BIT 1
DTOR 820-825	8 90	05 02 23 1 DATA DISPLAY REGISTER DRIVER INDICATORS BIT 20 Thru bit 25
DTDR 820 NOT	990	05 02 20 1 INVERSE DTDR 820

Symbol	Figure 10-28 Sheet Number	ALD and/o and	ALD and/or Figure 10-4 LN Number and Symbol Definition
C108 820	890	05 n2 20 1 DATA DISPLA	DATA DISPLAY REGISTER BIT 20
DTDR B21 NOT	890	05 02 19 1 INVERSE DTOR	JR 821
DFDR 821	890	05 02 19 1 DATA DISPLAY REGISTER	N REGISTER BIT 21
DIDR 822 NOT	890	05 02 20 1 INVERSE DIGR	ia 822
DTDR 822	990	05 02 20 1 DATA DISPLAY REGISTER	IV REGISTER BIT 22
OTOR 823 NOT	890	05 02 20 1 INVERSE DTDR 823	JR 823
DTDR 823	890	05 02 20 1 DATA DISPLAY REGISTER	W REGISTER BIT 23
DTOR 824	990	05 02 21 1 DATA DISPLAY	IV REGISTER BIT 24
OTOR 625	890	05 02 21 1 DATA DISPLAY REGISTER	IY REGISTER BIT 25
DTDR 62 NOT	890	05 02 18 1 INVERSE DTDR	JR 82
OTOR E2	068	05 02 18 1 DATA DISPLA	DATA DISPLAY REGISTER BIT 2
DIOR B3 NOT	890	05 02 17 1 INVERSE DIDR	JR 83
DTOR 83	840	05 02 17 1 DATA DISPLAY REGISTER	IY REGISTER BIT 3
010R 84	890	05 02 18 1 DATA DISPLAY REGISTER	NY REGISTER BIT 4
DTDR BS NOT	990	05 02 18 1 INVERSE DIOR	JR 85
DTOR 65	990	05 02 18 1 DATA DISPLAY REGISTER	N REGISTER BIT 5
OTOR B6 NOT	990	05 02 17 1 INVERSE DTOR	38 86
OTOR 86	990	05 02 17 1 DATA DISPLA	DISPLAY REGISTER BIT &
DFOR B7	990	05 02 19 1 DATA DISPLAY REGISTER	N REGISTER BIT 7
DTOR BB NOT	890	05 02 18 1 INVERSE DTOR	0 8

				.					÷						MERCRY A	MEMORY 8	MEMORY A	HENORY B	
·)18 SI											1-3 M	1-3 ME	1-3 #8		
Yumber				INDICATORS SIGN	. <i>:</i>			ER			52 1		8	A	SESMENT 1 CIRCUITS 1-3	CIRCUITS	CIRCUITS	SEGMENT 2 CIRCUITS 1-3	
ALD and/or Figure 10-4 LN Number and Symbol Definition	TER 81T 8		TER 81T 9	I DATA DISPLAY REGISTER DRIVER 19		TER SIGN	DATA REPEAT DRIVER INDICATOR	DTRPT INDICATOR DRIVER			BITS 12 THRU		DATA SERIAL OUT LAYCH OUTPUT	ERROR A BUFFER REGISTER PARITY	SESHENT 1	SEGMENT 1	ENABLE SENSE AMPS SEGMENT 2	SEGNENT 2	
or Figure d Symbol	DISPLAY REGISTER	TOR R9	DATA DISPLAY REGISTER	AY REGIS	OR SIGN	DATA DISPLAY REGISTER SIGN	IT DRIVER	RPT INDE	DTRPT	L	16 OUT 81	150	IL OUT LA	IFFER REG	SENSE AMPS	SENSE AMPS	ISE AMPS	SENSE AMPS	
LD and/	DATA DISPL	INVERSE OTOR	TA DISPL	TA DISPL	INVERSE DTOA	TA DISPL	TA REPEA	INVERSE DT	INVERSE DT	DATA REPEAT	DATA SERIAL DUT	INVERSE OTSO	TA SERIA	ROR A BU	ENABLE SEN	EHABLE SEN	ABLE SEN	ENABLE SEN	
¥	-	N	Y0 1		-	70 T	-	-	2	~	1 DA	=======================================	1 DA	-	E ER	-	***	-	
	=	11	11	22 81T	11	11	23	23	23	23	11	12	12	2	03	5	03	5	
	05 02	05 02	05 02	05 02 22 THRU BIT	05 02	05 02	91 50	91 50	91 50	11 50	91 50	91 50	05 14	10 50	05 27	05 27	05 27	05 27	
Figure 10-28 Sheet Number	890	890	890	\$90	890	890	190	190	190	190	050	050	050	022	027	027	027	027	
H 02				9							828				1-3 A	1-3 8	1-3 A	1-3 6	
I		10		DTOR SIGN-819 IND	DTDR SIGN NOT		_	DIRPT NOT IND			DTSO BLZ THRU BZ				ENABLE I CKT 1-3	ENABLE 1 CKT 1-3	ENABLE 2 CKT 1-3	ENABLE 2 CKT 1-3	
Symbol	6	89 NOT	0	SIGN	SIGN	SICH	N	MOT	NOT		812	MOT				-	~	2	
Ş	DTOR 68	DTOR	DTDR 89	ğ	ă	OTOR SIGN	OTAPT IND	IRPT	DIRPT NOT	UTRPT	1 20	DTSO NOT	0750	EAP	IABL	IABL	MARI	ABL	

Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition	mber
ERROR HOLD SW	690	04 04 01 0 - 05 04 12 L ERROR HOLD SWITCH	•
ERROR RST SW	022	04 13 03 0 - 05 13 01 1 ERROR RESET SWITCH	3
ERR NGT INV	062	05 02 06 1 ERROR NOT INVERSE	
ERR NOT	290	05 02 02 1 INVERSED ERROR LEVEL	
ERR RST NOT	640	05 14 06 L INVERSE ERR RST	
ERR RST	6	05 14 06 1 ERROR RESET	
ERR TEST NOT	640	OS 15 OZ 1 INVERSE ERR TEST	
ear test	640	05 15 02 1 EARGR TEST	
EVEN	190	OS 14 18 I EVEN DATA TRANSFER LEVEL	
EXT GND	039	05 10 05 1 SIGNAL GROUND TO PLOTTER	٠.
FEED TRACK	940	04 15 02 0 - 05 15 03 1 TAPE FEED HOLES	•
FIRE SS	045	OS 11 OT 1 FIRE SINGLE SHOT	
FIR NO	• • • • • • • • • • • • • • • • • • • •	OS IS IS I FIRST WORD	
FIRST COMP	690	05 03 14 1 FIRST COMPARE	
FORCE AL	160	05 20 03 1 SETS TRANSFER REGISTER BIT 8	
FORCE A2	160	05 20 OL 1 SETS TRANSFER REGISTER BIT 7	
FORCE A3	160	05 20 03 1 SETS TAANSFER REGISTER BIT 6	:
FORCE A4	160	05 20 03 1 SETS TRANSFER REGISTER BIT 5	٠
FREE RUN SS NOT	940	05 15 03 1 INVERSE FREF RUN SS	·.
FREE RUN SS	946	05 15 03 1 FREE RUN SINGLE SHOT	

Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
FRSS 10	940	OS 15 19 1 FREE RUN SINGLE SMOT AND 10CPS MULTIVIBRATOR
r RCN	050	05 15 14 1 FOWARD PUN TAPE READER
F START	050	OS 15 17 1 FOWARD START
FWD A	050	OS 15 15 1 FOWARD LEVEL FROM DRIVE SOURCE A TAPE READER
FWD IND	050	OS 15 15 1 FUMALD INDICATOR DRIVER
G1 62 G3 64 MT	\$00	05 06 06 1 BIT GATE GENERATOR LATCHES 1 THRU 4 ZERO DUTPUT
61 62 63 64	\$00	05 06 06 1 BIT GATE GENERATOR LATCHES 1 THRU 4 ONE DUTPUTS
GS G6 G7 NT	500	05 06 07 1 BIT GATE GENERATOR LATCHES 5 THRU 7 ZERO DUTPUT
29 99 53	\$00	05 06 OT 1 BIT GATE GENERATOR LATCHES 5 THRU 7 ONE OUTPUTS
GACISS	900	OS OS 17 1 GATE ADVANCE COMPUTER ONE INSTRUCTION DURNING SINGLE STEP
GATE BL A6A	034	OS OB OL 1 CIO GATE GUT CODES FROM DRIVE SCURCE A
GATE B1 A68	934	05 08 01 1 CIO GATE OUT CODES FROM DRIVE SOURCE B
GATE :01 A6	94	OS OB OL 1 GATE PHASE B BIT GATE 1 TO PHASE A BIT GATE &
GATE L	760	05 09 02 1 LEVEL USED IN GENERATION OF SPACE OR TILT SELECT
# C C	***	05 04 01 1 CLOCK W FROM EXTERNAL SOURCE DELAYED CH
209	† 00	OF 04 02 1 CLOCK X FROM EXTERNAL SOURCE DELAYED CH
CCV	****	05 04 02 1 CLOCK Y FROM EXTERMAL SOURCE DELAYED CH
209	*00	05 04 02 1 CLOCK 2 FROM EXTERNAL SOURCE DELAYED CH
GNWN CARA PRS775	045	OS 11 OZ 1 GROUP MARK WORD MARK CARRIAGE PRINT STORAGE OR Print accumulator

٠.				٠			-						•					2			
ALD and/or Figure 10-4 LN Number and Symbol Definition		ON 11 OI 1 CERU DOING GARA FICE	OS 11 OI 1 GROUP MARK MORD MARK LATCH ONE OUTPUT SET BY CIO CODE 774	05 09 05 1 GO TO UPPER CASE INVERSE LEVEL	05 09 05 1 GO TO UPPER CASE	05 02 03 1 GATE SERIAL COMPARE	05-20-19-1 GATE TIME 1	05 20 19 1 GATE TIME 2	05 04 11 1 HALT 1	04 04 01 0 - 05 04 11 1 HALT SWITCH OFF	04 04 01 0 - 05 04 06 1 HALT SHITCH BH	05 20 24 1 HOP SAVER REGISTER DATA MCDULE O 1	NS 20 23 1 HOP SAVER REGISTER DATA SFCTORS 1 2 3	05 20 24 1 HOP SAVER REGISTER DATA SECTOR 4	05 20 22 1 HOP SAVER REGISTER DLA OUTPUT 17 16 14	05 20 23 1 HOP SAVER REGISTER OLA GUTPUTS 12 13 10 7 8	05 20 24 1 HOP SAVER REGISTER INSTRUCTION MODULE 0 1	05 20 22 1 HOP SAVER REGISTER INSTRUCTION SECTOR BITS 1	05 20 21 1 HOP CONTANT LEVEL 1 GENERATE MOP CONSTANT	05 O7 23 1 MOP OPERATION	04 20 02 0 - 05 20 15 1 HOP SAVE SUITCH
Figure 10-28 Sheet Number	•	240	240	760	160	790	020	050	100	100	100	020	050	050	020	020	050	050	020	910	610
Symbol			CAER LTCR	GO TO UC NT	50 TO UC	esc	611	612	HALT 1	HALT SH UFF	HALT SH ON	I CHOH	KDS1 2 3	HDS4	HIC1 2 3	HIC 4 9 6 7 8	HINO I	HIS1 2 3 4	HOPCI	нов	HOPSAVE SU

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 20 19 1 MGP TAPE LOAD	05 20 15 1 HUPSAVE INDICATOR INHIBIT INVERSED	05 20 22 1 SYLLABLE CONTROL LATCH STATUS MOP SAVER REGISTER	05 03 07 1 INVERSE 1AC	05 03 07 1 INSTRUCTION ADDRESS COMPARE	05 03 11 1 INVERSE LADR AL-A8	OS C3 11 1 INSTRUCTION ADDRESS DISPLAY REG BITS 1 THRU 8	05 03 08 1 INSTRUCTION ADDRESS BITS 1 THRU 8 INDICATOR DRIVE	OS 15 21 1 INSTRUCTION ADDRESS COMPARE INDICATOR DRIVER	05 15 21 1 INSTRUCTION ADDRESS COMPARE	OS 15 OZ 1 INSTRUCTION ADDRESS RELAY COIL DRIVER QUIPUT	05 20 17 1 INSTRUCTION MODULE O 1 INDICATOR DRIVERS	05 05 13 1 INSTRUCTION MODULE 0	05 05 13 1 INSTRUCTION MODULE 1	05 39 09 1 INDEX MAGNET DRIVER DUTPUT	05 20 07 1 BLOCK INTERRUPT 11 12 INDICATOR DRIVERS	05 20 06 1 BLOCK INTERRUPTS 13 14 INDICATOR DRIVERS	05 20 05 1 BLGCK INTERRUPT 15 INDICATOR DRIVER	05 20 05 1 BLOCK INTERRUPT 16 INDICATOR DRIVER	05 20 12 1 BLOCK INTERRUPT 1 2 INDICATOR DRIVERS
Figure 10-28 Sheet Number	020	610	020	590	590	190	190	190	640	640	640	610	610	610	038	031	160	031	160	160
Symbol	HOPTL	HPS IND IMH NOT	HSYLC1 HSYLCD	IAC NOT	IAC	IADR AL-AB NOT	IADR A1-A8	IA AI-AB IND	TA COMP IND	IA COMP	IA RLY COIL	IN O 1 IND	0 11	**	INDEX MAG	IND 8 11 12	1 EI 8 GNI	INO 8 15	140 8 16	1 0 0 N

				•		• • •	1 .		•			-		• •		13 AND	8118	O THRU
ALD and/or Figure 10-4 LN Number and Symbol Definition	5 20 11 1 BLOCK INTERRUPT 3 4 INDICATOR DRIVERS	5 20 10 1 BLOCK INTERRUPT 5 & INDICATOR DRIVEAS	05 20 09 1 BLOCK INTERRUPT 8 9 INDICATOR DRIVERS	05 20 08 1 BLOCK INTERRUPT 9 10 INDICATOR DRIVERS	05 20 07 1 INTERRUPT 11 12 INDICATOR DRIVERS	5 20 06 1 INTERRUPT INDICATOR DRIVERS 13 AND 14	5 20 05 1 INTERRUPT 15 INDICATOR DRIVER	5 20 12 1 INTERRUPT 1 2 INDICATOR DRIVERS	S 20 11 1 INTERRUPT 3 4 INDICATOR DRIVERS	05 20 10 1 INTERRUPT S & INDICATOR DRIVERS	5 20 09 1 INTERRUPT 7 8 INDICATOR DRIVERS	5 20 08 1 INTERRUPT 9 10	05 05 14 1 INHIBIT GATE MEMORY A	05 05 17 1 INHIBIT GATE B	05 II IU I INHIBIT OCTAL ZERO	05 27 15 1 - 04 27 01 0 INHIBIT MEMDRY A BUFFER BITS	4 27 01 0 - 05 27 16 I INHIBIT MENORY A SYLLABLE O THRU 14 DRIVE RESISTORS	5 27 14 1 - 04 27 01 0 INHIBIT MEMORY A BUFFER BITS 2 RETURNS SYLLABLE 0
Figure 10-28 Sheet Number	031 05	031 05	031 0	031 0	031 0	031 05	031 05	90 160	031 05	031 0.	031 05	90 160	024 0	024 0	045	027	027 04 1 1	027 05
Symbol	140 B 3 4	1ND 8 5 6	1 8 8 9	IND 8 9 10	IND 1 11 12	140 I 13 I4	IND I 15	5 1 1 0N1	140 I 3 4	9 5 1 QN1	IND I 7 &	01 6 1 GN1	INNIBIT GATE A	INVIBIT CATE 8	INMIBIT OC ZERO	INM A O MB13-14 RET	INH A O MB1-14	INM A O M89-12 RET

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 27 12 1 - 04 27 01 0 INHIBIT PEHDRY A BUFFER BITS 1 THKU 4 Returns syllable 0	05 27 13 1 - 04 27 01 0 INHIBIT MEMORY A BUFFER BITS 5 THRU 8 Returns Syllable 0	05 27 03 I INHIBIT MEMORY A SYLLABLE D	05 27 15 1 - 04 27 01 O INHIBIT MEMORY A BUFFER BITS 13 AND 14 RETURNS SYLLABLE 1	04 27 01 0 - 05 27 16 1 INHIBIT MEMORY A SYLLABLE 1 DITS t thru 14 drive resistors	05 27 14 1 - 04 27 01 0 INHIBIT MEMORY A BUFFER BITS 9 THRU 12 Returns Syllable 1	05 27 12 1 - 04 27 01 0 INHIBIT MEMORY A BUFFER BITS 1 THRU 4 Returns Syllable 1	05 27 13 1 - 04 27 01 G INHIBIT MEMORY A BUFFER BITS 5 THRU B RETURNS SYLLABLE 1	05 27 03 1 INHIBIT MEMORY A SVLLABLE 1	05 27 15 1 - 04 27 02 9 INMIDIT MEMCAY & BUFFER BITS 13 AND 14 RETURNS SYLLABLE 0	04 27 02 0 - 05 27 17 1 INHIBIT MEMORY M SYLLAGLE 0 81TS 1 thau 14 drive resistors	05 27 14 1 - 04 27 02 0 INHIBIT MEMORY B BUFFER BITS 9 THRU	05 27 12 1 - 04 27 02 O INHIBIT MEMORY B BUFFER BITS 1 THRU 4 Returns syllable o	05 27 13 1 - 04 27 02 1 INHIBIT MEMORY 8 BUFFER BITS 5 THRU 8 RETURNS SYLLABLE 0
Figure 10-28 Sheet Number	4 RET 027	8 RET 027	120	14 RET 027	4 027	2 RET 027	4 RET 027	8 RET 027	120	14 RET 027	4 021	2 RET 027	4 RET 027	8 RET 027
Symbol	1NH A O MB 1-4 R	INH A O MB 5-8	INH A O	INH A 1 MB13-14	INH A 1 MB1-14	INH A 1 MB9-12	INH A 1 MB 1-4 R	INH A 1 MB 5-8	INH A 1	14H B 0 M813-14	+1-180 0 8 MN1	INN 6 0 489-12 R	1MH 6 0 HB 1-4	8-6 SH O S HNI

Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
0 8 111	120	05 27 04 1 INHIBIT MEMORY B SYLLABLE 0
INN B 1 MB13-14 RET	ET 027	05 27 15 1 - 04 27 02 0 INHIBIT MEMORY B BUFFER BITS 13 AND 14 RETURNS SYLLABLE 1
41-18H I 9 KNI	120	04 27 02 0 - 05 27 17 1 INHIBIT MEMORY B SYLLABLE 1 BITS 1 THRU 14 DRIVE RESISTORS
INH 6 1 M89-12 RET	T 027	05 27 14 1 - 04 27 02 0 INHIBIT MEMORY & BUFFER BITS 9 THRU 12 Returns Syllable 1
INN 0 1 MB 1-4 RET	T 027	05 27 12 1 - 04 27 02 0 INHIBIT MEMORY B BUFFER BITS 1 TMRU 4 RETURNS SYLLABLE 1
INH O I NO S-6 REI	1 027	05 27 13 1 - 04 27 02 1 INHIGIT MEMORY B BUFFER BITS 5 THRU B RETURNS SYLLABLE 1
INN B I	027	05 27 04 1 INHIBIT MEMORY 8 SYLLABLE 1
INH CTRL OFF	031	04 20 02 0 - 05 20 02 1 INHIBIT CONTROL OFF SMITCH
INH CTRL ON	160	04 20 02 0 - 05 20 02 1 INHIBIT CONTROL ON SMITCH
INH CTRL	160	05 20 02 1 INHIBIT CONTROL
IMM SW 11 12	031	04 20 62 0 - 05 20 07 1 INHIBIT SMITCHES 11 AND 12
INH SH 13 14	160	04 20 02 0 - 05 20 06 1 INHIBIT SHITCHES 13 AND 14
INH Su 15	160	04 20 02 0 - 05 20 05 1 INHIBIT SMITCH ES
INH SH 15		04 20 02 0 - 05 20 05 1 INHIBIT SHITCH 15
INH SU 1 2	160	04 29 32 0 - 05 20 12 1 INHIBIT SWITCHES 1 AND 2
INH SE 3 4	031	04 20 02 0 - 05 20 11 1 INHIBIT SWITCHES 3 AND 4
INH SK S 6	031	04 20 02 0 - 05 20 10 1 INHIBIT SWITCHES 5 AND 6
IN SE 7 6	160	04 20 02 0 - 05 20 09 1 INHIBIT SWITCHES 7 AND 8

Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
1NH SM 9 10	031	04 20 02 0 - 05 20 GB 1 INHIBIT SMITCHES 9 AND 10
INS BR PB IND	690	OS OS 18 1 INSTRUCTION BUFFER REGISTER PARITY BIT INDICATOR DRIVER
INS DROP1-0P4	190	OS OS 10 1 INSTRUCTION DISPLAY REGISTER OPFRATION RITS 1 THRU 4
INS ORO A1-A9	190	05 03 09 1 INSTRUCTION DISPLAY REGISTER OPERAND ADDRESS BITS 1 THRU 9
INS DA1-0A9 IND	190	05 03 08 I INSTRUCTION OPERAND ADDRESS BITS I THRU 9 Indicator drivers
INS 0P1-0P4 IND	190	05 03 08 1 INSTRUCTION OPERATION BITS 1 TO 4 INDICATOR DRIVE
INSSO A	650	05 14 14 1 INSTRUCTION SERIAL OUT FROM SOURCEA
INSSO NOI	650	OS 14 14 1 INVERSE INSSC A
INTCC	160	05 20 03 1 INTERRUPT COMPUTER CONTROL
INTINE	160	05 20 02 1 INTERCUPT TIME
INTRPT & THRU 15	031	04 20 03 0 - 05 20 01 1 INTERRUPTS 1 THRU 15 INPUTS FROM EXTERNAL SCURCE
INT 11 12 LATCH	260	05 20 07 I INTERRUPT II 12 LATCH GUTPUTS
INT 13 14 LATCH	033	05 20 06 I INTERRUPT 13 AND 14 LATCH GUTPUTS
INT 15 LATCH	033	05 20 05 1 INTERRUPT 15 LATCH GUTPUT
INT 1 2 LATCH	031	OS 20 11 1 INTERRUPT 1 2 LATCH OUTPUTS
INT I THRU 15	160	05 20 01 1 INTERRUPT 1 THRU 15 DUTPUT OF LINE TERMINATORS
INT 3 4 LATCH	160	05 20 11 1 INTERRUPT 3 4 LATCH OUTPUTS

|--|

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 26 15 1 INSTRUCTION SECTOR 1 2 3 INDICATOR DRIVERS	05 05 22 1 INVERSE IS 1 IS 2	05 05 22 1 INSTRUCTION SECTOR 1 2	05 05 23 1 INVERSE IS 3 1S 4	05 05 23 1 INSTRUCTION SECTOR 3 4	05 20 18 1 INSTRUCTION SECTOR 4 INDICATOR CRIVER	05 02 13 I INVERSE ISSC	05 02 13 I INSTRUCTION SECTOR SYLLABLE COMPARE	05 05 22 I INSTRUCTION SECTOR V TIMING LEVEL	05 05 22 1 INSTRUCTION SECTOR Z TIMING LEVEL	OS OZ O4 1 KEEP SECTOR SYLLABLE HODULE DISPLAY INVERSED	OS IS OB I RESULTS FROM THE PRESENTS OF START SS LEVEL OR ANY OF THE TAPE READER CHARACTER COUNTER BITS. IT GUARANTEES A FULL COMPLEMENT OF TAPE CHARACTERS, AND ALLOWS CLOCK PULSE BAND 4 WHILE IN MANUAL MODE.	OS 15 15 1 FIRST BORD RECOGNITION TO GENERATE START TAPE READER	05 14 05 1 LATCHES 1 THRU 4	05 14 05 1 LATCHES 5 AND 6	OS 16 19 1 LATCH RESET FROM DRIVE SOURCE A	OS 16 19 1 LATCH SET FROM DRIVE SOURCE A	05 03 22 1 INVERSE LATCH 7
Figure 10-28 Sheet Number	610	610	010	610	610	610	990	990	610	610	290	*	6	050	650	150	*\$0	150
Symbol	15 1 2 3 1ND	15 1 15 2	15 1 15 2	15 3 15 4 801	15 3 15 4	1S 4 1MD	ISSC NOT	1886	. AS #	182	KSSHO NOT	KHIAF MOT	KHEAN NOT A	LACH 1-4	LACH S 6	LARE A	LAST A	LATCH 7 NOT

ALD and/or Figure 10-4 LN Number and Symbol Definition	22 I CONTROLS MANUAL SELECTION OF TAPE READER REGISTER	1 LATCH C FRUM DRIVE SOURCE A	1 LOWER CASE LATCH ONE OUTPUT	1 INVERSE LC A	OG I LOWER CASE SHIFT MAGNET DRIVER BUTPUT	I INVERSE LE THRU LH	LATCHES E THRU M	I LEFT SHIFT ACCUPULATOR	LEFF SHIFT ACCUMULATOR CONTROL LINE	10 1 INVERSE LI THAU LK	LATCHES I THRU K	1 LATCH HD	1 LATCH M INVERSE	I LATCH H	0 - 05 15 20 1 LOGIC GROUND	1 INVERSEU LATCH OUTPUT TAPE READER CLOCK 2 3 AND 4	I INVERSE MACH RST	0 - 05 20 04 1 MACHINE RESET INVERSE LEVEL	0 - 05 04 01 1 MACHINE RESET RELAY
Figure 10-28 Sheet Number	051 05 03 22 1	047 05 15 08 1	037 05 09 05 1	047 05 15 08 1	037 05 09 06 1	047 05 15 09 1	1 60 51 50 750	015 05 06 12 1	1 11 90 50 510	047 05 15 10 1	047 05 15 10 1	047 05 15 11 1	047 95 15 11 1	047 05 15 11 1	00 00 00 640	046 05 15 06 1 PULSES 2	031 05 05 01 1	64 20 02 6	0 10 40 40 400
Symbol	LATCH 7	1	LC LATCH	LC NOT	LC SHIFT NAG	LE LM NOT	H1 31	F SF	LFSH CONTROL	LI LK NOT	רו וא	CHO	LM NOT A	5	TOGIC 6ND	LTACP 2 3 4 NOT	MACH RST MY	MACH RST NT	MACH AST ALY

ALD and/or Figure 10-4 LN Number and Symbol Definition	04 04 01 0 - 05 04 01 1 MACHINE RESET SWITCH	OS 14 OS 1 INVERSE MANCH	OS I4 OS I MANUAL CHANNEL	OS 15 OI 1 MANUAL FROM DRIVE SOURCE A	05 03 19 1 MAH'JAL CHÂNNEL SET	05 15 04 1 MANUAL GATE DRIVE SOURCE A	05 15 20 1 MANUAL INDICATOR DRIVER	05 IS II I MANUAL OR INVERSE RUM LEVEL	05 05 07 1 MEMORY ADDRESS REGISTER 10 11 AND 12 DECODER OUTPUT LEVELS	OS OS OG 1 MEMORY ADDRESS RE gister 11 inverse decode r Output level	05 05 06 1 MEMOAY ADDRESS REGISTER 12 INVERSE DECODER OUTPUT LEVEL	.05 05 09 1 INVERSE MAR 1	05 05 09 1 MEMURY ADDRESS REGISTER 1	05 05 10 1 INVERSE MAR 2 3 4 3	05 05 10 1 MEMURY ADDRESS REGISTER 2 3 4 5	05 05 20 1 INVERSE MAR 5	05 05 20 1 MEMORY ADGRESS REGISTER 5 READ	05 05 11 1 HEMORY ADDRESS REGISTER 6 7 8
Figure 10-28 Sheet Number	\$ 00	650	650	040	150	940	640	140	023	023	023	710	210	110	017	024	970	210
Symbol	MACH RST SM	HANCH NOT	MANCH	A MAN	MAN CH SET	MAN GATE A	MAN IND	MAN OR AUN NOT	MAR 10 11 12	MAR II NOT	NAR 12 NOT	MAR I MOT	HAR I	MAR 2 3 4 5 NOT	HAR 2 3 4 S	MAR 5 NOT READ	MAR S READ	NAR 6 7 8

Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
MAR 9 10 NJT	023	05 05 08 1 INVERSE MAR 9 MAR 10
HAR 9	023	05 05 08 1 HEMORY ADDRESS REGISTER & DECODER OUTPUT LEVEL
HBR1-14	021	05 07 26 1 MEMORY BUFFER REGISTER BITS 1 THRU 14 DRIVERS
MBR1-6 NOT DR	021	05 07 24 1 MEMORY BUFFER REGISTER 1 TMRU 6 NOT DRIVE PARITY CALIVE
MBR7-14 NOT DR	021	OS O7 25 1 MENORY BUFFER REGISTER 7 THRU 14 NOT DRIVE PARITY DRIVE
HBRL 1 2 NOT	022	05 OT 17 1 INVENSE MBRL 1 2
MBRL 1 2	022	OS O7 17 1 MEMORY BUFFER REGISTER LEVELS 1 AND 2 PARITY CHECKING
HBRL 3 4	022	05 07 18 1 MEMORY BUFFER REGISTER LEVELS 3 AND 4 PARITY CHECKING
MBR 11 12	021	05 27 10 1 MEMORY BUFFER BITS 11 AND 12
MBR 11 12 S	021	05 27 10 1 MEMORY BUFFER BITS 11 AND 12 GENERATE IMMIBIT
MBR 13 14	021	05 27 11 1 MEMORY BUFFER BITS 13 AND 14
MBR 13 14 S	120	05 27 11 1 MEMORY BUFFER BITS 13 AND 14 GENERATE IMMIBIT
MBR 1 2	021	05 27 05 1 MEMORY BUFFER BITS 1 2
MBR 1 2 S	120	05 27 05 1 MEMORY BUFFER BITS 1 2 GENERATE INMIBIT
MBR 1 THRU 14 OR	120	05 07 26 1 MEMORY BUFFER REGISTER BITS 1 THRU 14 DRIYERS
MBR 1 THRU 14	120	04 07 01 1 - 05 07 26 1 PENDRY BUFFER REGISTER BIT 1 THRU 14
MBR 1 THRU 5 IND	120	OS 13 OS 1 MEMORY BUFFER REGISTER BITS 1 THRU S INCICATOR Drivers
MBR 3 4	021	05 27 06 1 HEMORY BUFFER BITS 3 4

Figure 10-28 ALD and/or Figure 10-4 LN Number Sheet Number and Symbol Definition	021 05 27 06 1 NEWORY BUFFER BITS GENERATE INHIBIT	021 05 27 07 1 HEMORY RUFFER BIT S 5 AND 6	021 05 27 07 1 MEMORY BUFFER SITS 5 AND 6 GENERATE INMIBIT	IND 021 05 13 06 1 MEMORY BUFFER REGISTER BITS 6 THRU 13 DRIVERS	021 05 27 06 1 MEMGRY BUFFER BITS 7 AND 6	021 05 27 08 1 MEMBAY BUFFER BITS 7 AND 8 GENERAFE IMMIBIT	021 05 27 09 1 MEHORY BUFFER BITS 9 AND 10	O21 O5 27 09 1 MEMORY BUFFER BITS 9 10 GENERATE INHISITS	10T 023 05 13 01 1 MEMORY BUFFER REGISTER INDICATOR INHIBIT INVERSED	021 04 27 03 0 - 05 27 10 L MEMORY BUFFER SMITCH INPUT	021 04 27 03 0 - 05 27 11 1 MEMORY BUFFER SMITCH INPUT	021 04 27 03 0 - 05 27 05 1 MEMORY BUFFER SHITCH IMPUTS	021 04 27 03 0 - 05 27 06 1 MEMORY BUFFER SHITCH INPUTS	021 04 27 03 0 - 05 27 07 1 MEMBRY BUFFER SWITCH INPUTS	021 04 27 08 0 - 05 27 08 1 MEMBRY BUFFER SHITCH INPUTS	021 04 27 03 0 - 05 27 09 1 MEMORY BUFFER SMITCH INPUTS	021 05 07 24 1 MEMORY BUFFER REGISTER START	019 04 20 02 0 - 05 20 15 1 MEMORY ADDRESS SMITCH
Symbol	•		•••	THRU 13 1ND		8	01	9 10 8	HBR IND INH NOT	MBR SW 11 12	MBR SW 13 14	HBR SW 1 2	HBR SH 3 4	HBR SK 5 6	NBR SW 7 8	MBR SM 9 10		MEN ADD SW

ALD and/or Figure 10-4 LN Number and Symbol Definition	05"13 05 1 MEHORY BUFFER PARITY INDICATOR GRIVER 2	04 07 01 0 - 05 07 24 1 MENORY LUAD SAITCH	04 13 03 0 - 05 13 01 1 MEMORY BUFFER REGISTER SMITCH	05 15 01 1 MEMORY LOAD FROM DRIVE SOURCE A	05 02 14 1 MEMORY LOADER ERROR	05 15 01 1 MEMORY LOAD INDICATOR CRIVER DUTPUT	OS 15 OI I INVERSE ML	05 02 12 1 MEMORY KOCULE COMPARE	05 05 03 1 MEMORY OPERATE	05 03 13 1 INVERSE NAI THRU NA9	05 03 13 I NAND ADDRESS BITS AT THRU A9	05 02 03 1 NAND, GUTPUT OF 3RD DELAY LATCH AT END OF ACCUMULATOR INSTRUCTION CHANNEL	05 03 26 1 NAND BIT GATE 10 THRU BIT GATE 14	05 03 24 1 NAND BIT GATE 1 THRU BIT GATE 4	05 03 25 1 NAND BIT GATE 5 THRU BIT GATE 9	05 03 28 1 NAND CLOCK PULSES H K V AND Z FROM SGURCE A	05 02 02 1 INVERSE NHOPCI	05 02 07 1 NAND HOPCI OR TRANSFER REGISTER SERIAL	05 02 02 I NAND LATCH CUTPUT WHICH GENERATES MOP CONSTANT FOR STORAGE DURNING INTERRUPT OPERATION
Figure 10-28 Sheet Number	023	021	023	640	990	640	640	990	025	590	590	690	062	062	290	062	790	†90	290
Symbol	NEH BUFF PAR IND 2	MEN LOAD SW	MEN REG SW	#L A	ML EAR	UL IND	ML NOT A	HAC	MOP	NAL THRU NA9 NOT	NA! THRU NA9	NAIS	NOGIO THRU NBGI4	MBG1 THRU NBG4	NBG 3 THRU NBG9	NCPE THRU NCPE A	NHUPC1 NOT	NHOPCI OR TRS	NHOPCI

Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
NHOP NOT	290	05 02 05 1 INVERSE NHOP
₩	062	05 02 05 1 MAND HOP OPERATION
NOP1 THRU NOP4 NOT	590 1	05 03 23 1 INVERSE NOP1 THRU NOP4
NOP1 TRRU NOP4	590	05 03 23 1 NAND OPERATION CODE BITS I THRU-4
NORMAL RESET	037	05 09 06 1 RESET BCD LATCHES
NPHA TO NPHC A	062	05 03 27 1 MAND PHASES A 8 AND C FROM DRIVE SOURCE A
NTRS NOT	062	05 02 01 I NAND, TRANSFER REG SERIAL INVERSED
NTRS	290	OS 20 OL 1 NAND TRANSFER REGISTER SERIAL
NT 1 2 4 8 16 YS	140	05 10 07 1 INVERSE OCTAL Y COUNTER OUTPUTS
NT 1 2 4 8 16XS	040	05 10 10 1 INVERSE OCTAL X COUNTER OUTPUTS
NF 1 2 4 8	760	05 09 03 1 INVERSE GUTPUT 1 2 4 8
NT 256 512XS	040	05 10 12 1 INVERSE OCTAL X COUNTER OUTPUTS
NT 256 512YS	140	05 10 09 1 INVERSE DCTAL Y COUNTER DUTPUTS
NT 32 64 128XS	040	05 10 11 1 INVERSE OCTAL X COUNTER DUTPUTS
NT 32 64 128YS	140	05 10 08 1 INVERSE OCTAL Y COUNTER DUTPUTS
NT AL AZ A3	* 60 .	05 08 01 1 INVERSE ANDED LEVEL A1 A2 A3 ADDRESS 6115 IO DECUDE
NT A4 A5 A6	034	05 03 02 1 INVERSE A4 A5 A6 ANDED LEVEL ACORESS BITS 10 Decode
NT A7 A6 A9 A	034	OS OA O3 1 INVERSE A7 A8 A9 ANDED LEVEL ADDRESS BITS IO DECODE FRUM DRIVE SOURCE A
NT A7 A8 A9 B	034	05 08 03 1 INVERSE AT AB A9 ANDED LEVEL ADDRESS BITS 10

Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
		DECODE FROM DRIVE SOURCE 8
NT AA BB	037	05 09 04 1 INVERSE AA 88
N1 ACCO	013	05 06 24 I INVERSE ACCO
NT ATO	\$10	05 06 29 1 INVERSE AIO
NF ALL 2 3	910	05-06-30 1 ZERO OUTPUT LATCHES 1 2 AND 3 AT EMD OF ACCUMULATOR INSTRUCTION CHANNEL DLB LATCHES
*** A14	510	05 06 31 1 INVERSE A14
NT CIO CIRL	036	05 13 14 1 INVERSE CIO CTRL
NT DLA 10 11 12	110 €1 2	05 06 17 1 ZERO DUTPUT ACCUMULATOR DELAY A LATCHES 10 TO 13
NT DEA 14 15 16	5 17 012	05 06 19 1 ZERO DUTPUT ACCUMULATOR DELAY A LATCHES 14 TO 11
NT DLA 18 19 20	210 12	05 06 20 1 ZERO OUTPUT ACCUMULATOR DELAY A LATCHES 18 TO 21
NT OLA 1	110	05 06 18 1 ZERG GUTPUT ACCUMULATOR DELAY A LATCH 1
NT DLA 22 23 24	£ 25 013	05 06 21 1 ZERO OUTPUT ACCUMULATOR DELAY A LATCHES 22 TO 29
NT DLA 26 27	013	05 06 22 1 ZERO OUTPUT ACCUMULATOR DELAY & LATCHES 25 27
MF DLA 28 29 30	013	05 06 23 1 ZERO DUTPUT ACCUMULATOR DELAY A LATCHES 28 TO 30
NT DLA 2 THRU 4	110	05 06 15 1 ZERO OUTPUTS ACCUMULATOR DELAY A LAICHES 2 THRU
NT DLA 6 7 8 9	110	05 C6 16 1 INVERSE DLA 6 7 8 9
NT DLB 11 12 13	114 014	05 06 27 1 ZERO OUTPUT ACCUMULATOR DELAY B LATCHES 11 TO 14
NT DLB 15 16 17	1 18 014	05 06 28 L ZERO GUTPUT ACCUMULATOR DELAY & LATCHES IS TO 10
MT DLB 19 20 21	510	05 06 29 1 ZERO DUTPUT ACCUMULATOR DELAY B LATCHES 19 TO 21
NT DLB 1 2	013	05 06 24 1 ZERO QUIPUT ACCUMULATUR DELAY B LATCHES 1 AND 2

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 06 25 1 LERO GUTPUT ACCUMULATOR DELAY B LATCHES 3 THRU 6	05 06 26 1 ZERO GUTPUT ACCUMULATOR DELAY B LATCHES 7 TO 10	05 20 20 I INVERSE HOP CONSTANT LEVEL A FROM MOP SAVER 2	05 07 23 1 INVERSE HOP	05 20 03 1 INVERSE INTCC	05 20 02 1 INVERSE INTERRUPT B LATCH GUTPUT	05 27 10 1 INVERSE MBR 11 12	05 27 11 1 INVERSE #8R 13 14	05 27 05 1 INVERSE MBR 1 2	04 07 01 0 - US 07 24 1 SHITCH IMPUTS 1 THRU 6 MEMORY BUFFER REGISTER	05 27 06 1 INVERSE MBR 3 4	05 27 07 I INVERSE MBR 5 6	05 27 06 I INVERSE MBR 7 6	04 O7 O1 O - O5 O7 25 1 SMITCH INPUTS 7 THAU 14 MEMBAY BUFFER REGISTER	05 27 09 1 INVERSE HBR 9 10	05 09 08 I INVERSE RI	05 09 08 1 INVERSE RZA	05 09 of I Inverse R2	05 09 08 1 INVERSE RS
Figure 10-28 Sheet Number	914	*10	. 020	810	031	160	021	120	120	021	021	120	120	021	120	960	038	038	038
Symbol	NF DLB 3 4 5 6	NT DLB 7 8 9 10	NT HOPEA	NT HOP	NT BMTCC	NT INT B	NF MBR 11 12	NT MBR 13 14	NT MBR 1.2	NT MSR 1 THRU 6	NT MOR 3 4	NT MBR S 6	NT ASR 7 6	NT MSR 7 TMRU 14	NT MAR 9 10	14 FE	NT RZA	NT R2	NT AS

ımber						:										ATOR DRIVERS 1 AND				
ALD and/or Figure 10-4 LN Number and Symbol Definition	05 06 13 I INVERSE RIGHT SHIFT LEVEL	CS 07 09 1 INVERSE SBRZ	05 06 14 1 INVERSE SIGN CONTROL LEVEL	05 07 23 1 INVERSE SSS	05 09 09 1 INVERSE T1	05 09 09 1 INVERSE T2	05 03 05 I INVERSE DAC	05 03 05 1 OPERAND ADDRESS COMPARE	05 11 01 1 DCTAL LATCH	05 09 02 1 OCTAL LATCH	05 11 07 1 OCTAL MODE	05 15 06 1 000 PARITY INDICATOR DRIVER	05 14 18 1 000 DATA TRANSFER LEVEL	05 07 21 1 INVERSE OP1 3	05 07 21 1 OPERATION BITS 1 3	05 13 07 1 OPERATION BITS 1 THRU 4 INDICATOR	US 07 22 1 INVERSE OP2 4	05 07 22 1 OPERATION 2 4 BITS	05 03 06 1 OPERATION CODE COMPANE	05 15 20 1 OPERATE
Figure 10-28 Sheet Number	015	900	015	910	038	960	990	990	240	037	045	021	190	910	910	910	910	910	590	640
Symbol	NI RI SH	NT SBRZ	NT SIGN CIRL	NT \$55	N1 11	NT 72	DAC NOT	DAC	OCT LATCH	OCT LTCH	OCT MODE	ODD PARITY IND	000	10N E 140	6 140	0P1 4 IND 1 2	UP2 4 NOT	0 > 2 4	240	OPER

DSC PULSES NT DSC PULSES P10 IND P20 IND P4 P2 P1 IND PAB NOT A9 PAD NOT A9 PAD NOT PAD	000 000 000 000 000 000 000 000 000 00	04 13 1 INVERSE 04 13 1 0SCILLA 04 07 1 PROGRAM 04 08 1 PROGRAM VERS 10 01 1 PHASE A 06 09 1 PHASE A 06 09 1 PHASE A
ITY ERROR	052	07 20 L PARITY
PAR ERROR IND PAR ERROR LATCH	022	05 13 OL 1 PARITY ERRUR INDICATOR DRIVER 05 13 OL 1 PARITY ERRUR LATCH
	800	05 07 09 1 PARITY GENERATES FINAL PARITY
	840	05 11 06 1 PHASE A BIT GATE 3
	500	05 11 06 I PHASE A BIT GATE B
	048	05 11 06 1 PHASE A BIT GATE 9
PA A THRU PC A	\$00	05 06 08 1 PHASE A THRU PHASE C FROM DRIVE SOURCE A

Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
P . BG11	016	05 08 25 1 PHASE A BIY GATE 11
PA 861 CP2	910	05 08 24 1 PHASE A BIT GATE 1 CLOCK PULSE Z
PA B THRU PC B	600	05 06 08 1 PHASE A THRU PHASE C FROM DRIVE SQURCE B
PA CPY	025	05 05 01 1 PHASE A CLOCK PULSE Y
PA CP2	025	05 05 01 & PHASE A CLOCK PULSE Z
PA THRU PC NOT	\$00	05 06 08 1 INVERSE PA THRU PC
FOR MOT	4 0 0	04 04 01 0 - 05 04 01 1 ZERO GUTPUT PHASE GENERATOR LATCH B
P8 10	540	05 11 06 1 PHASE B BIT GATE 10
P& CPV	025	05 05 UL 1 PHASE B CLOCK PULSE Y
PB CP2	025	05 05 01 1 PHASE & CLOCK PULSE Z
PC 13	048	05 11 06 1 PHASE C BIT GATE 10
POO NOT	800	05 07 UG I INVERSE PCO
PD0	000	05 07 06 I PARITY DELAY
PEN DOWN	039	05 10 05 1 PLOTTER PEN DOWN
PEN UP PEN DOWN	RESET 039	CS 10 05 1 PLOTTER PEN UP OR DOWN RESET
PEN UP	039	05 10 05 1 PEN UP PLOTTER
PHA BG8	990	05 02 14 1 PHASE A BIT GATE 8
PIO DATA C	010	05 07 04 1 PROCESS INPUT CUTPUT DATA IMPUT TO LINE TERMINATOR
PIO DATA Y	010	05 07 04 I PROCESS INPUT DUTPUT DATA DUTPUT LINE TERHINATOR
5	910	05 07 21 1 PROCESS INPUT DUTPUT INSTRUCTION

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 10 06 1 PLOTTER READY	05 04 07 1 PROGRAM LOOP RESET	05 04 07 1 PROGRAM LOOP SET C10 204	05 07 10 1 INVERSE PUD	05 O7 10 1 PARITY GUT DELAY	05 09 02 1 CONTROLS DATA INPUT TO BCD LATCHES	05 09 01 1 PRINT ALPHABETIC NUMERIC TYFERURITER	OS 11 OL 1 PRINT BINARY CODED DECINEL	05 11 02 1 PRINT CHECK RESET	05 09 01 1 GENERATED BY CODE 134 TYPERWRITER CONTROL	05 09 02 1 LEVEL USED TO GENERATE TYPERWRITER OPERATIONS	05 09 01 1 INVERSE PRINT DEC	05 09 01 1 PRINT DECIMEL TYPERWRITE CONTROL LEVEL	05 11 OI 1 PRINT INSTRUCTION	05 09 01 1 INVERSE PRINT OCT	05 09 01 1 PAINT OCTAL TYPERWAITER CONTROL LEVEL	05 11 17 1 PRINTER READY	04 11 01 0 - 05 11 17 1 INITIATES TRANSFER OF DATA	05 11 OL 1 PRINT OCTAL	05 11 02 I PRINT RESET
Figure 10-28 Sheet Number	039	100	001	800	800	037	037	045	042	037	037	160	150	042	037	037	*	**	85	85
Symbol Fig.	PLOTTER READY	PL REG RST	PL REG SET	P00 NOT	F00	PRINT ALPHANUN CTAL	PRINT ALPHA NUM	PRINT BCO	PRINT CHECK RST	PRINT CONTROLS NT	PRINT CONTROLS	PRINT DEC NT	PAINT DEC	PRINT INSTR	PRINT OCT NT	PRINT OCT	PRINT READ	PRINT READY	PRNT OCT	PRKT RST

PROCESSOR RELEASE 042 04.11 01.0 - 05 11 02 I RELEASE PROCESSOR FROM PRINT PROCESS LTCM NT 042 05 11 02 I ZERO CUTPUT PROCESS LATCM PRUCESS CATCM 042 05 11 02 I ZERO CUTPUT PROCESS LATCM PRUCESS CATCM 042 05 11 02 I DNE GUTPUT PROCESS LATCM PRUCESS CATCM 05 09 02 I LEVEL USED IN GENERATION OF SPACE OR TILT SELECT PR DATA L 037 05 09 02 I LEVEL USED IN GENERATION OF SPACE OR TILT SELECT PR ADV OFF 07 04 04 02 0 - 05 13 20 I PROCESS ADVANCE OFF ON TILT SELECT PR ADV OFF 07 04 04 02 0 - 05 04 13 I PROCESS ADVANCE OFF OF TILT SELECT PR ADV OFF 05 11 04 I PRINT GARAIGE GATE PRS GATE 045 05 11 06 I PRINT GARAIGE GATE PRS GATE 045 05 11 01 I INVERSE PRS PRS775 LTCM PR 042 05 11 01 I INVERSE PRS PRS775 LTCM PRINT ACCUMULATOR PRS PRS775 LTCM 042 05 11 01 I INVERSE PRS PRS775 LTCM PRINT ACCUMULATOR ACCUMULATOR DATE CHAR POS I NT 044 05 11 17 I PRINT CHARACTER POSITION I PARITY ERROR INCICATOR PRI CHAR POS I NT 044 05 11 17 I PRINT CHARACTER POSITION I PARITY ERROR INCICATOR PRE CAST CHAR POS I NT 044 05 11 17 I PRINT CHARACTER POSITION I PARITY ERROR INCICATOR PRE CAST CAST CAST CHAR POS I NT 044 05 11 17 I PRINT CHARACTER POSITION I PARITY ERROR INCICATOR PRE CAST CAST CAST CAST CAST CAST CAST CAST	Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
L CCH NT 042 05 11 02 1 ZERO OUTPUT PROCESS LATCH 042 05 11 02 1 GNE OUTPUT PROCESS LATCH 049 00 00 00 - 05 15 20 1 PROCESS RESET L 037 05 09 02 1 LEVEL USED IN GENERATION OF SPACE 06 04 04 02 0 - 05 04 13 1 PROCESS ADVANCE OFF 0N 007 04 04 02 0 - 05 04 13 1 PROCESS ADVANCE OFF 0N 007 04 04 02 0 - 05 04 13 1 PROCESS ADVANCE OFF E 045 05 11 06 1 PRINT CARRIAGE GATE E 045 05 11 06 1 PRINT CARRIAGE GATE INT 010 05 07 03 1 PRINT GATE T75 LTCH NT 042 05 11 01 1 INVERSE PRS PRST75 LTCH T75 LTCH NT 042 05 11 01 1 INVERSE PRS PRST75 LTCH T75 LTCH NT 042 05 11 01 1 ONE OUTPUT LATCH PRINT STORAGE OR T75 LTCH NT 042 05 11 01 1 PRINT STORAGE OR PRINT ACCUMULATOR T75 LTCH NT 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY R POS 1 NT 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY N POS 1 04 17 1 PRINT CHARACTER POSITION 1 PARITY O 04 05 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY			11 OL O - OS 11 OZ 1 RELEASE PROCESSOR FROM TRUCTION
042 05 11 02 1 DNE OUTPUT PROCESS LATCH 05 00 00 0 - 05 15 20 1 PROCESS RESET 05 00 02 1 LEVEL USED IN GENERATION DF SPACE 06 04 04 02 0 - 05 04 13 1 PROCESS ADVANCE OFF 0N 007 04 04 02 0 - 05 04 13 1 PROCESS ADVANCE OFF 0N 007 04 04 02 0 - 05 04 13 1 PROCESS ADVANCE OFF 1 NT 010 05 11 06 1 PRINT CARRIAGE GATE E 045 05 11 06 1 PRINT GATE 1 NT 010 05 07 03 1 PRINT MEMORY INVERSE 1 NT 042 05 11 01 1 INVERSE PRS PRST75 LTCH 1 TS LTCH NT 042 05 11 01 1 INVERSE PRS PRST75 LTCH 1 TS LTCH NT 062 05 11 01 1 PRINT STORAGE OR PRINT ACCUMULATOR 1 TS LTCH NT 064 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY R POS 1 NT 064 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY 1 POS 1 06 05 07 03 1 PRINT CHARACTER POSITION 1 PARITY 1 POS 1 06 05 07 03 1 T 1 T 1 TOWNUTER SINGLE STEP OUTPUT FROM P	PROCESS LTCH NT	240	11 02 11
L 037 05 09 02 1 LEVEL USED IN GENERATION DF SPACE OFF 007 04 04 02 0 - 05 04 13 1 PROCESS ADVANCE OFF ON 067 04 02 0 - 05 04 13 1 PROCESS ADVANCE OFF ON 067 04 02 0 - 05 04 13 1 PROCESS ADVANCE SHITC R GATE 045 05 11 06 1 PRINT CARRIAGE GATE F 045 05 11 06 1 PRINT CARRIAGE GATE NT 010 05 07 03 1 PRINT CARRIAGE GATE NT 010 05 07 03 1 PRINT CARRIAGE OR PRINT STORAGE OR ACCUMULATOR T75 LTCH NT 042 05 11 01 1 ONE OUTPUT LATCH PRINT STORAGE OR ACCUMULATOR T75 LTCH NT 042 05 11 01 1 ONE OUTPUT LATCH PRINT STORAGE OR PRINT ACCUMULATOR T75 NOS 1 NT 044 05 11 17 1 PRINT CHARACTER POSITION I PARITY R POS 1 NT 044 05 11 17 1 PRINT CHARACTER POSITION I PARITY OO6 05 08 17 1 COMPUTER SINGLE STEP OUTPUT FROM P	PRUCESS	045	11 02 1 ONE GUTPUT
OFF 007 04 04 02 0 - 05 04 13 1 PROCESS ADVANCE OFF ON 04 04 02 0 - 05 04 13 1 PROCESS ADVANCE OFF ON 04 04 02 0 - 05 04 13 1 PROCESS ADVANCE SHITCE R 645 05 11 06 1 PRINT CARRIAGE GATE O45 05 11 06 1 PRINT CARRIAGE GATE O55 11 06 1 PRINT CARRIAGE GATE O57 03 1 PRINT HENORY INVERSE O77 03 1 PRINT HENORY INVERSE O77 05 11 01 1 INVERSE PRS PRS775 LTCH ACCUMULATOR ACCUMULATOR ACCUMULATOR O5 07 03 1 PRINT STORAGE OR PRINT ACCUMULATOR O5 07 03 1 PRINT STORAGE OR PRINT ACCUMULATOR O5 010 05 07 03 1 PRINT CHARACTER FOSITION 1 PARITY R POS 1 NT 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY R POS 1 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY O50 05 07 03 17 1 COMPUTER SINGLE STEP DUIPUT FROM P	PRU RST	640	00 00 0 - 05 15 20
OFF 007 04 02 0 - 05 04 13 1 PROCESS ADVANCE OFF ON 007 04 02 0 - 05 04 13 1 PROCESS ADVANCE SHITC R GATE 645 05 11 06 1 PRINT CARRIAGE GATE E 045 05 11 06 1 PRINT CARRIAGE GATE INT 010 05 07 03 1 PRINT MEMORY INVERSE 775 LTCH MT 042 05 11 01 1 INVERSE PRS PRS775 LTCH 775 LTCH MT 042 05 11 01 1 INVERSE PRS PRS775 LTCH 775 LTCH MT 042 05 11 01 1 PRINT STORAGE OR PRINT ACCUMULATOR A FUS 1 NT 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY R POS 1 NT 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY A POS 1 NT 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY OOG 05 08 17 1 COMPUTER SINGLE STEP OUTPUT FROM P	PR DATA L	037	09 02 1 LEVEL USED IN GENERATION OF SPACE OR
R GATE C 645 O5 11 06 1 PRINT CARRIAGE GATE E 045 O5 11 06 1 PRINT CARRIAGE GATE INT O10 O5 07 03 1 PRINT MEMORY INVERSE 775 LTCH NT O42 O5 11 01 1 INVERSE PRS PRS775 LTCH ACCUMULATOR 775 LTCH O42 O5 11 01 1 ONE OUTPUT LATCH PRINT STORAGE OR ACCUMULATOR ACCUMULATOR ACCUMULATOR 775 TS 10 O5 07 03 1 PRINT STORAGE OR PRINT ACCUMULATOR ACCUMULATOR O5 07 03 1 PRINT CHARACTER POSITION 1 PARITY R POS 1 NT O44 O5 11 17 1 PRINT CHARACTER POSITION 1 PARITY R POS 1 NT O64 O5 01 17 1 PRINT CHARACTER POSITION 1 PARITY R POS 1 NT O64 O5 01 17 1 PRINT CHARACTER POSITION 1 PARITY	PR ADV OFF	100	04 02 0 - 05 04 13 1 PROCESS ADVANCE
E 045 05 11 06 1 PRINT CARRIAGE GATE E 045 05 11 06 1 PRINT CATE INT 010 05 07 03 1 PRINT HEMORY INVERSE 775 LTCH MT 042 05 11 01 1 INVERSE PRS PRS775 LTCH 775 LTCH MT 042 05 11 01 1 INVERSE PRS PRS775 LTCH 775 LTCH MT 042 05 11 01 1 PRINT STORAGE OR PRINT ACCUMULATOR 775 LTCH MT 042 05 11 01 1 PRINT STORAGE OR PRINT ACCUMULATOR 775 LTCH MT 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY 8 POS 1 NT 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY 8 POS 1 NT 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY	PR ADV ON	100	04 02 0 - 05 04 13 1 PROCESS ABVANCE
NT	PRS CARR GATE	645	11 06 1 PRINT CARRIAGE
TTS LTCH NT 042 05 11 01 1 INVERSE PRS PRST75 LTCH TTS LTCH NT 042 05 11 01 1 INVERSE PRS PRST75 LTCH ACCUMULATOR. TTS LTCH NT 042 05 11 01 1 ONE OUTPUT LATCH PRINT STORAGE OR ACCUMULATOR. TTS 042 05 11 01 1 PRINT STORAGE OR PRINT ACCUMULATOR TTS 10 05 07 03 1 PRINT OPERATION R POS 1 NT 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY R POS 1 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY R POS 1 06 05 08 17 1 COMPUTER SINGLE STEP OUTPUT FROM 9	PRS GATE	940	11 06 1 PRINT
775 LTCH NT 042 05 11 01 1 INVERSE PRS PRS775 LTCH 775 LTCH 0 042 05 11 01 1 ONE OUTPUT LATCH PRINT STORAGE OR 775 042 05 11 01 1 PRINT STORAGE OR PRINT ACCUMULATOR 775 010 05 07 03 1 PRINT GHARACTER TOSITION 10 PARITY 78 POS 1 NT 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY 78 LTCH NT 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY 78 LTCH NT 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY 78 LTCH NT 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY	PRS MEN NT	010	PRINT MEMORY
775 LTCM 042 05 11 01 1 0NE OUTPUT LATCM PRINT STORAGE OR 775 042 05 11 01 1 PRINT STORAGE OR PRINT ACCUMULATOR 010 05 07 03 1 PRINT OPERATION 010 05 07 03 1 PRINT CHARACTER POSITION 10 PARITY R POS 1 NT 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY 050 05 08 17 1 COMPUTER SINGLE STEP OUTPUT FROM P			11 OI 1 INVERSE PRS
775 042 05 11 01 1 PRINT STORAGE OR PRINT ACCUMULATOR 3 FUS 10 05 07 03 1 PRINT OPERATION 6 05 11 17 1 PRINT CHARACTER FUSITION 10 PARITY 8 POS 1 NT 064 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY 9 006 05 08 17 1 COMPUTER SINGLE STEP QUIPUT FROM 9	PAS PAS775 LTCH	240	ONE DUTPUT LATCH PRINT STORAGE OR
A FUS 10 044 OF 11 17 1 PRINT CHARACTER POSITION 10 PARITY R POS 1 NT 044 O5 11 17 1 PRINT CHARACTER POSITION 1 PARITY R POS 1 044 O5 11 17 1 PRINT CHARACTER POSITION 1 PARITY O66 O5 08 17 1 COMPUTER SINGLE STEP QUIPUT FROM 9	PRS PRS775	240	11 OL I PRINT STORAGE OR
R POS 1 NT 044 O5 11 17 1 PRINT CHARACTER POSITION 10 PARITY R POS 1 NT 044 O5 11 17 1 INVERSE PRT CHAR POSITION 1 PARITY R POS 1 05 0 17 1 COMPUTER SINGLE STEP QUIPUT FROM 9	28.00	010	07 03 1 PRINT
R POS 1 NT 044 05 11 17 1 INVERSE PRT CHAR POSI. R POS 1 044 05 11 17 1 PRINT CHARACTER POSITION 1 PARITY 006 05 08 17 1 COMPUTER SINGLE STEP GUIPUT FROM 9	PRT CHAR 705 10	3 *0	11 17 1 PRINT CHARACTER TOSITION 10 ICATOR
R POS 1 044 OS 11 17 1 PRINT CHARACTER POSITION 1 PARITY ONE 1 006 OS 08 17 1 COMPUTER SINGLE STEP GUIPUT FROM 9	-		11 17 1 INVERSE PRT CHAR
006 05 08 17 1 COMPUTER SINGLE STEP QUIPUT FROM	PRT CHAR POS 1	***	11 17 1 PRINT CHARACTER POSITION 1
	PTC CST	900	08 17 1 COMPUTER SINGLE STEP CUIPUT FROM

PTRS C R1 R2 A R2 A R2 W R2 W	000	05 07 16 1 TRANSFER REGISTER SERIAL DUTPUT OF LINE DRIVER 05 09 08 1 RUTATE 1 05 09 08 1 ROTATE 1 PRINT DRIVER DUTPUT 05 09 08 1 RUTATE 2A 05 09 08 1 RUTATE 2 PRINT DRIVER QUTPUT 05 09 08 1 RUTATE 2 05 09 08 1 RUTATE 2 05 09 08 1 RUTATE 2 05 09 08 1 RUTATE 2
R4C NOT R01 WR X DRIVE A R01 WR X DRIVE B R02 WR Y DRIVE B R04 WOT R0 GATE A R0 GATE B R0 GATE B	030 020 026 026 025 025	05 09 08 1 ROYATE 5 PRINT DRIVER OUTPUT 05 07 02 1 RECIRCULATE ACCUMULATOR INVERSE 05 26 01 1 READ 1 TIME WRITE X DRIVE MEMORY A 05 26 01 1 READ 2 TIME WRITE Y DRIVE MEMORY A 05 26 01 1 READ 2 TIME WRITE Y DRIVE MEMORY A 05 26 01 1 READ 2 TIME WRITE Y DRIVE MEMORY B 05 05 02 1 READ GATE MEMORY A 05 05 15 1 READ GATE MEMORY A 05 05 15 1 READ GATE MEMORY A 05 05 17 01 1 READ GATE MEMORY A 06 05 17 02 1 READ GATE MEMORY A

ALD and/or Figure 10-4 LN Number and Symbol Definition	INVERSE RD) READ MEMORY OPERATION	READ SYLLABLE I WRITE SYLLABLE O GATE MENORY A	SYLLABLE I WRITE SYLLABLE O GATE MENURY B	WRITE NEMORY A	NRITE MEMORY B	WRITE DELAY 0.75US MEMORY A	WRITE DELAT 0.75US MEMORY 8	MRITE DELAY 1.25US MEMORY A	READ WRITE DELAY 1.25US MEMORY 8	MAITE DELAY 1.7505 MEMORY A	WRITE DELAY 1.75US MEMORY D	HRITE DELAY 2.25US MEMORY A	READ WRITE DELAY 2.25US MEMORY B	MRITE DELAY 2.75US MEMORY A	READ WRITE DELAY 2.75US MEMORY 8	MRITE INVERSE REMURY A	READ WRITE INVERSE MEMORY 8	TYPERURITER READY	
ALI	05 05 03 1 INVE	05 05 03 1 READ	05 27 01 1 READ	05 27 02 1 READ	05 05 14 1 READ	05 05 17 1 READ	05 05 16 1 READ	05 05 18 1 READ	05 05 16 1 READ	05 05 18 1 READ	05 CS 15 1 BEAD	05 05 19 1 READ	05 05 15 1 READ	05 05 19 1 READ	05 05 16 1 READ WRITE	05 05 18 1 READ	05 05 14 1 READ	05 05 17 1 READ	05 09 07 1 TYPE	
Figure 10-28 Sheet Number	929	025	0 GTA 026	0 GTB 026	024	024	A 024	8 024	A 024	8 024	A 024	B 024	A 024	B 024	A 024	9 024	024	024	037	
Symbol	RD NOT	RO	RO SYLI WR SYLO	RD SYLI WR SYLO	RO ER A	RO WR 6	RD WR DLY 0.75	RD MR DLY 0.75	RD WR DLY 1.25	RD WR DLY 1.25	PD WP DLY 1.75	RD WR DLY 1.75	RD WR DLY 2.25	RD WR DLY 2.25	RO WR DLV 2.75	RD MR DLY 2.75	RD WR NOT A	RD WR NOT &	READY	-

ALD and/or Figure 10-4 LN Number and Symbol Definition	04 04 02 0 - 05 04 13 1 REMOTE ADVANCE GFF	04 04 02 0 - 05 04 13 1 REMOTE ADVANCE SWITCH ON	05 09 07 I RESET LOWER CASE	05 07 23 1 RESET OPERATION	05 09 10 I INVERSE RIGHT MARGIN	05 09 10 1 RIGHT MARGIN TYPER WRITER FEED BACK	05 14 16 1 INVERSE R	OS IS 14 I REVERSE RUN TAPE READER	05 14 16 1 LEVEL USED IN SERIALIZER PARITY CHECKING	OS 15 17 1 REVERSE START	OS II 17 1 RESET ERROR LATCH	OS 11 OZ Í RESET GROUP MARK WORD MARK	05 20 02 I RESET INHIBIT	05 03 12 1 RESET INSTRUCTION DISPLAY REGISTER	05 20 04 I RESET INTERRUPT	05 11 17 1 RESET PARITY	05 03 17 1 RESET PARITY BIT	05 IL 17 I RESET PROCESS	05 14 16 1 RESET SERIALIZER PARITY BIT LATCHES	05 02 07 1 RESET SECTOR SYLLABLE MODULE BUFFER REGISTER FRUM SOURCE A
Figure 10-28 Sheet Number	100	100	710	610	038	038	650	050	059	050	***	045	160	190	160	**	690	10	650	30
Symbol	REM ADV OFF	REM ADV ON	RESET LC NT	RET09	RIGHT MARGIN MT	RICHT MARGIN	. 10x &	R RCS	×	R START	MST ERROR LTCH	RST GREM	RST INH	RST INSOR	RST INT	RST PARITY	AST PB	RST PROCESS	AST AT	RST SSMBRA

ST SSMBRB	She	Sheet Number	ır				•.	and Symbol Definition	tion	• :	
I SSMBRB					1						
•		490	o II	. S. E. E. E. E. E. E. E. E. E. E. E. E. E.	05 02 07 1 F FRUM SQURCE	128	RESET S	05 02 07 1 RESET SECTOR SYLLABLE MODULE BUFFER REGISTER FROM SQURCE 8	DOULE BUFFE	ER REGISI	E
IST X REG		039	Ö	05 1(10 01	, 7	RESET X	REGISTER			
IST V REG	-	950	ŏ	05 10	1 10 01	-	RESET Y	REGISTER			
(1S)	·	010	ŏ	0	05 07 02 1		REVERSE	SUBSTRACT			
LTAP MOT		740	ö	57 56	11 51	~	RESET 1	11 I RESET TAPE PARITY INVERSE	.	, * *	٠.
17ROP3	·	190	ö	25 14	14 22 1	7	RESET 1	RESET TAPE READER OPERATION	FTON 61T 3		;
¥ 253		050	Ö	11 50	15 14 1		RUN LEY	RUN LEVEL FROM DAIVE SOURCE	JRCE A		
TUN CATCH		***	ò	1	11 01	•	- 05 11	- 05 11 17 1 PRINTER IN RUN CONCITION	RUN CONCIT	701	
RUN NOT A		050	ö	05 1	**	-	15 14 1 INVERSE RUN	AUN A			
TON NOT		025	Ö	0	05 05 02	-	INVERSE	I INVERSE RUN LEVEL			
AMA		800	Ö	0	=======================================	-	RUX Y (05 07 11 1 RUN V CLOCK VINE	w,		
IVS A		050	5	=======================================	1 51 51 50		REVERSE	REVERSE LEVEL FROM DRIVE SOURCE A	E SOURCE A	TAPE READER	DER
ONI SAI	· .	050	ö	05 15	5 15	7	REVERSE	15 I REVERSE INDICATOR DRIVER			
AM ERRS		840	ć		1 90 11 50	-	SAMPLE ERRURS	ERRURS			
A STRUBE A		028	ö	2 2	05 28 01 1		SENSE 1	SENSE ARPLIFIER STROBE MEMORY	PENORY A		
A STAUBE B		820	Ċ	05 28		03 1	SENSE	SENSE AMPLIFIER STROBE MEMORY	HEHORY &		
.BRX		800	ö	05 07	80	1 80	SET BUF	SET BUFFER REGISTER X CLOCK PULSE	LOCK PULSE	,	
BAV		800	ö	0 50	1 90 10	-	SET BU	SET BUFFER REGISTER Y C	CLOCK TIME		
388		800	0.5	5 07	60 4	1 60	SET BU	SET BUFFER REGISTER 2 CLOCK TIME	10CK TINE	., h.	·

Symbol	Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
SCC TRANSFER NT	038	05 09 10 1 INVERSE SCC TRANSFER
SCC TRANSFER	038	05 09 10 1 DEGATE LEVEL PRINT CONTROLS TYPERWRITER FEEDBACK
SCETRS NOT	290	05 02 01 1 SERIAL COMPARE ERROR TRANSFER REGISTER SERSAL Inverse level
SCOPE SYNC	*000	05 04 06 1 ANDED OUTPUTS OF SELECTED BIT GATE PHASE AND CLOCK PULSE AVAILABLE ON CE TEST PANEL
SCRS NT	036	05 13 22 1 INVERSE SCAS
SCRS	036	05 13 22 1 LOAD ACCUMULATOR FROM A OR 8 SWITCHES COMINGLLED 8Y A CIO
SC 8C 817S	036	05 13 19 1 SCREEN BITS PROGRAM SWITCH REGISTERS A OR 8
SC . B B17S	036	05 13 14 1 SCREEN BITS PROGRAM SWITCH REGISTERS A OR 8
SC C BITS	036	05 13 16 1 SCREEN BITS PROGRAM SWITCH REGISTERS A OR B
SEL IND	640	05 15 22 1 SEQUENCE ERROR 1 INDICATOR DRIVER
SEL NOT	640	OS 15 22 1 SEQUENCE EPROR 1 INVERSE
SEZ 190 -	640	05 15 22 1 SEQUENCE ERROR 2 INDICATOR DRIVER
SEZ NOT	640	05 15 22 1 SEQUENCE ERROR 2 INVERSE
SECK NOT		00 00 00 0 - 05 02 06 1 INVERSE SELF CHECK LEVEL
SECK NOT		00 00 00 0 - 05 15 03 1 SELF CHECK INVERSE LEVEL
SECK		00 00 00 0 - 05 15 14 1 SELF CHECK
SEL ADR IND	940	OS 15 OS 1 SELECT ADDRESS INDICATOR DRIVER
SEL ADR	940	05 15 05 1 SELECT ADDRESS
SEL AIS DATA	99 0	05 02 14 1 SELECT DATA 3RD LATCH ACCUMULATOR INSTRUCTION

Number 3rd latch accumulator R instruction channel		•		-									
j ž	~	~ ~	N =	· N	-	~	-	~	-	~	-	~	-
5 %	EGNENT	SEGNENT	SEGMENT	SEGMENT	SEGMENT	SEGNENT	E	=	2	-	Z	2	E
AC 110	SEGNENT	EG EG	HO I	5	E C	FGH	SEGMENT	SEGNENT	SEGMENT	SEGMENT	SEGMENT	SEGNENT	SEGNENT
7 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		<u> </u>					S	S.	SE	S	SE	SE	S
LA' LA' iST		2 =			13		=	~	N	~	M	m	· 🛊
ION Numion Ion Ion Ivon In	911	F118	511	911	118	317	110	110	B11	110	110	119	110
	. 60 ◀	«	< <	4	<	◀	◀	4	•	◀	<	◀	⋖
ALD and/or Figure 10-4 LN Number and Symbol Definition SELECT INSTRUCTION ADDRESS 3RD LATCH ACCIONNEL SELECT 3RD LATCH ACCUMULATOR INSTRUCTION SELECT TRANSFER REGISTER SERIAL		MEMORY MEMORY	MEMORY	MENORY	HEMORY	MEMORY	MEMORY	HEMORY	MEMORY	MEMORY	MEMORY	MEMORY	HEMORY
D D D D D D D D D D D D D D D D D D D													
and Symbol and Symbol see Struction it	7 7	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE
d Si					⊶.	-	-	~	-	-	-	•	
and/or and inst	\$ 6	02	02		05	05	10	3	10	10	5	5	6
ALD and STANNEL SELECT BILL SELECT BILLS TRUCTION CHANNEL SELECT BILLS TO SELECT BILLS SELECT BI	28	28	28	28	28	29	28	28	28	28	28	29	28
ALD a SELECT CHANNE SELECT	\$ 0	0.0	0.00	05	90	0.5	90	0	0.5	0.5	0.5	60	0.5
N N N N		• •	1 1		•	ı	•	•	•	1	ı	i.	•
7. 114 2. 114 3.		0 0	0 0		0 1	0	0	0	ن ن	0	0	0	0
ME2. 14. 20CT 2. 14. 2.	•	10 0	5 5		10 8	10 1	10 1	0	10 5	101	10 6	10 5	10 0
CHANNEL 05 02 1 1NSTRUC 05 02 1		28	28		28	, 28	. 28	28	28	2 H	28	28	58
O NO CE		\$ 5	8 8	3	8	8	8		5	ò	ć	0	8
Figure 10-28 Sheet Number 366	028	028	028	028	920	020	920	020	020	028	020	820	020
Figur Sheet O		0 0	6	ö	ö	.	6	6	Ö	ö	ö	ö	8
		9 5	2 -		. 	~	~	Ν,	-	₩,	-	8	-
	S. 2	<u> </u>	SE	SE	Š	SE) E6	SEG	SEG	EG	SEG	999	9
-	SE 10	111	111	2	113	13	=	=	7	~		HB3 SEG	
Symbol Als IA Als		II	ž ž	7	ī	Ī	£	I	MB 2	Ž.	Ē		1
Sym A13 A13		4 4 4	ш п	≪ 	₩	₩	▼	₩	ال 1	⋖	∢	. ≪	. ≪
Sym Set A13 Set A13 Set A13	SEN B MB9 SEG 2 SENSE A MB10 SEG	SENSE A MBIO SEG	SENSE A MBII SEG	SENSE A MB12 SEG	SENSE A MB13 SEG	SENSE A MB13 SEG	SENSE A MB1 SEG	SENSE A MBI	SENSE A	SENSE A MB2 SEG	SENSE A MB3	SENSE A	SENSE A PB4 SEG

ALD and/or Figure 10-4 LN Number and Symbol Definition	04 28 01 0 - 05 28 01 1 SENSE MEMORY A BIT 4 SEGMENT	04 28 01 0 - 05 28 01 1 SENSE MEMORY A BIT 5 SEGMENT	04 28 01 0 - 05 28 01 1 SENSE MEMORY A BIT 5 SEGMENT	04 28 01 0 - 05 28 01 1 SENSE MEMORY A BIT 6 SEGMENT	04 28 01 0 - 65 28 01 1 SENSE MEMBRY A BIT 6 SEGNENT	04 28 01 0 - 05 28 02 1 SENSE MEMORY A GIT 7 SEGMENT	04 25 01 0 - 05 28 02 1 SENSE MEMORY A BIT 7 SEGMENT	04 28 01 0 - 05 28 02 1 SENSE MEMORY A 61T 8 SEGMENT	04 28 01 0 - 05 28 02 1 SENSE MEMORY A BIT 8 SEGMENT	04 28 01 0 - 05 28 02 1 SENSE MEMONY A BIT 9 SEGMENT	04 28 01 0 - 05 28 02 1 SENSE MEMURY A BIT 9 SEGMENT	OS 28 OI 1 MEMORY A SENSE AMP DETECTOR OUTPUTS TO MEMORY Buffer bits I T::Ru &	05 28 02 1 SENSE MEMORY A MEMORY BUFFER REGISTER BITS	04 28 01 0 - 05 28 02 1 SENSE PENDRY A PARITY BIT SEGMENT	04 28 01 0 - 05 28 02 1 SEMSE MEMORY A PARITY BIT SSGMENT	04 28 02 0 - 05 28 04 1 SEMSE MEMORY B BIT 10 SEGMENT	04 28 02 0 - 05 28 04 I SENSE MEMORY B BIT 10 SEGMENT	04 28 02 0 - 05 28 04 1 SENSE MEMORY B BIT 11 SEGMENT	
Figure 10-28 Sheet Number	020	920	970	020	920	970	028	028	020	020	028	028	028	028	920	020	028	920	
Symbol S	SENSE A MB4 SEG 2	SENSE A MBS SEG 1	SENSE A MBS SEG 2	SENSE A MB6 SEG 1	SENSE A MB6 SEG 2	SENSE A MB7 SEG I	SENSE A MBT SEG 2	SENSE A MBB SEG 1	SENSE A MBB SEG 2	SENSE A MB9 SEG 1	SENSE A MB9 SEG 2	SENSE A MRR1-6	SENSE A MBR7-14	SENSE A PAR SEG 1	SENSE A PAR SEG 2	SENSE B MBIO SEG 1	SENSE B MBIO SEG 2	SENSE & MOLL SEG 1	

	•																			
					-	N		~	_	~	~ .	~	-	~	+=	~	-	N	-	~
	7			Z	-		•		-		-		-	-	-	=	-	=		<u> </u>
	E .	, n	, u	H	_ ₹	7.	3	<u> </u>	2	Ž	<u>.</u>		Ţ,	Z.	3	Α. Σ	<u> </u>	<u></u>	ñ	Ē
	SEGMENT	THEREST	SEGRENT	SEGMENT	SEGMENT	SFURENT	SEGMENT	SEGMENT	SEGMENT	SEGMENT	SEGMENT	SEGMENT	SECHENT	SEGMENT	SEGMENT	SEGMENT	SEGMENT	SEGMENT	SESPENT	SEGMENT
<u>د</u>	. 21				Š	S				S	S	Š	S				S		2	
pe					-	-	8	7		m	•	*	•	•	•	•	~	_	•	•
an .				911	110	119	617	119	110	119	116	119	119	110	110	119	817	817	118	138
Z	•				•	•	•	•	•	•	80	•	9	•	•	•	60		•	
E E	>	,	; <u> </u>	; >	~			>		≿	>		>	>	>	>	>	*	>	MEMORY B
4- ini	MEMORY	7007	MEMORY.	MEMORY	MEMORY	Ş	MEMORY	Ď.	. 💆	9	MEMORY	ğ	ğ	MEMORY	MEMORY	MEMORY	MEMORY	HEMGRY	MERCAY	Ē
) Set				, <u>.</u>	.W	MEMORY	Ÿ	PEMORY	MEMORY	MENORY	W.	HEMORY	MENDRY	Ħ	Ħ	E	¥	Ħ	Ħ	Ę
re Pl	y.		, ,	, m	. W	Ä	Ē	Ä	Ä	Œ.	W S			Ä	Ä	W.	Ä	ñ	ŠĒ	SENSE
ngu	SENSE		SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	E.
Fi	-					~	2	. T		1 5			S	ر م	S	~ ·	8	~! ~		5
d/or Figure 10-4 LN and Symbol Definition	4					63	03 1	03	03 1	03 1	03 1	03 1	03]	69	03 1	03	0,4	2	1 40	5
nd/ an				• •		0														0
a O	6					88	58	28	28	28	28	28	8	28	28	28	28	28	28	05 28
ALD and/or Figure 10-4 LN Number and Symbol Definition	6	, ,		, 6	0.5	0.5	0 2	0 5	0.5	90	0 5	0 5	9	9	90	9	0.5	0	05	0
4			•	10		•	•	•	,1	•	. •,	ŧ	•	•	ı	• .	•	ŧ		0
	¢		•			0	0	0	0	0	. •	0	0	0	0	0	0	0	0	0
•	6		3 6		05	05	02	02	05	02	02	02	02	0.7	0.5	02	02	0.5	05	05
	6	, ,		8 2	28	28	28	28	28	29	20	82	88	28	28	28	28	28	28	28
	. 4		5 8	5 8	6	8	*	. 5	ţ	5	3	8	4	*	8	*	40	. *	40	4
-					•					•			•			•	Ŭ			
83 F			•																	
Figure 10-28 Sheet Number						•														
o 10	•	•			•					•	•			•	•	•				
ire et 1	. 40			970	028	970	628	970	028	028	028	920	028	920	028	028	028	970	920	970
lig. hee																				
E 23	_		u		١.		r													
*	ر د د		מנים		•	~	-	~	-	8	-	~	-	7		7		7		7
•					-	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG
	21.48			M 813			MB2	~	M83	MB3	4	404	185	10 10 10	984	MB6				80
Symbol	Ī	•				194		MB 2									M8 7	MB 7	M8 M	
ym	´ c	•	• •			•	•	©	•	•	•	•	•	•	•	•	•		•	•
S	7 7		בי לי	ENSE	ENSE	ENSE	ENSE	ENSE	ENSE	ENSE	ENSE	EYSE	EMSE	FNSE	ENSE	ENSE	ENSE	ENSE	ENSE	ENSE
			ַ עַ	يت ن	. ū	ũ	ũ	ũ	ũ	ټ	ij	ينا	ũ	Ĩ,	, iii	ū	` ū	ũ	ũ	ũ

ALD and/or Figure 10-4 LN Number and Symbol Definition	04 28 02 0 - 05 28 04 1 SENSE MEMORY & BIT 9 SEGMENT 1	04 28 02 0 - 05 29 03 1 SENSE MEMORY B BIT 9 SEGMENT 2	05 29 03 1 SENSE MEMORY B MEMORY BUFFER REGISTER BITS 1 - 6	05 28 04 1 SENSE MEMORY B BITS 7 TO 14 TO BUFFER REGISTER	04 28 02 0 - 05 28 04 1 SENSE MENDRY & PARITY BIT SEGNENT 1	04 28 02 0 - 05 28 04 1 SENSE MEMORY B PARITY BIT SECNENT 2	05 14 06 1 INVERSE SEQ BIT	05 14 06 1 SEQUENCE BIT	05 15 22 1 SEQUENCE ERROR 2 RESET INHIBIT	05 14 10 1 SERIAL PARITY BIT INDICATOR 2 DRIVER DUTPUT	05 14 10 1 SERIAL PARITY BIT INDICATOR 1 DRIVER GUTPUT	05 14 10 1 SERIAL PARITY BIT	05 07 23 1 SET DPFRATION	05 03 12 1 SET INSTRUCTION ADDRESS DISPLAY REGISTER	05 20 02 1 SET INHIBIT	05 03 12 1 SET INSTRUCTION DISPLAY REGISTER	05 15 08 1 INVERSE SET LE	05 15 08 1 SET LATCH E	05 15 08 1 INVERSE SET LL	05 15 08 1 SET LATCH L
Figure 10-28 Sheet Number	020	028	050	14 028	020	020	9+0	••0	640	090	90	090	910	190	160	190	140	140	140	4
Symbol	SENSE B MB9 SEG 1	SENSE B MB9 SEG 2	SENSE B MBRI-6	SENSE A HART THRU	SENSE B PAR SEG 1	SENSE B PAR SEG 2	SEQ BIT NOT	SEQ 011	SEQ ERR 2 RST INH	SER PB 10 2	SER PB IND I	SER PB	SETOP	SET IADR	SET INN	SET INSOR	SET LE NOT	ser Le	SET LL MOT	SET LL

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 03 21 1 SET MANUAL CHANNEL	05 O7 24 1 SET MEMORY BUFFER REGISTER POSITIONS 1 THRU 7	04 27 03 0 - 05 27 05-08 1 SET MEMORY BUFFER REGISTER CIRCUIT 1	05 C7 24 1 SET MEMORY BUFFER REGISTER POSITIONS 8 THRU 14	04 27 03 0 - 05 27 09-11 1 SET MEMORY BUFFER REGISTER Circuit 2	05 02 07 1 SET SECTOR SYLLABLE MODULE SUFFER REGISTER DATA Sector	05 02 07 1 SET SECTOR SYLLABLE MODULE BUFFER REGISTER INSTRUCTION MODULE 1	05 02 07 1 SET SECTOR SYLLABLE MODULE BUFFER REGISTER INSTRUCTION SECTOR	05 02 07 1 SET SECTOR SYLLABLE MODULE DISPLAY REGISTER FROM SQUACE A	OS OZ OT 1 SET SECTUR SYLLABLE MODULE DISPLAY REGISTER FRUM SQURCE B	05 07 22 1 SHIFT OPERATION	05 OT 32 1 SHIFTED DATA DUTPUT DLB TO DLA LATCHES	05 06 12 1 SHIFT CLOCK PULSE W	05 06 12 1 SHIFT CLOCK PULSE Y	05 06 12 1 SHIFT GLOCK PULSE 2	05 11 03 1 SIGN PRINT LATCH	04 04 02 0 - 05 04 13 1 SINGLE BIT SWITCH
Figure 10-28 Sheet Number	150	120		120		\$ 0	† 90	* 90	***	*0	910	510	015	510	\$10	045	100
Symbol	SET MAN CH	SET MBR 1	SET NOR 1	SET MBR 2	SET NOR 2	SCT SSMBR OS	SET SSMBR INI	SET SSMBR IS	SET SSMDR A	SET SSMUR B	SHF UP	SH DATA	N HS	SH Y	SH 2	Sign PL	SINGLE BIT SW

ALD and/or Figure 10-4 LN Number and Symbol Definition	04 07 01 0 - 05 07 24 1 SINGLE INSTRUCTION SHITCH	04 04 02 0 - 05 04 13 1 SINGLE PHASE SHITCH	05 05 04 1 LEVEL USED IN GENERATION OF MEMORY SYNC LEVELS A	05 15 16 1 INVERSE SKIP	05 15 16 1 SKIP FIRST SEQUENCE BIT	OS II IS I INVERSE SKIP TO CHAN I OF THE PRINTER CARRIAGE TAPE	05 11 15 1 MOVES PRINTER FORMS UNTIL A MOLE IS SENSED IN CHANNEL 1 OF THE CARRIAGE TAPE	05 09 05 I INVERSE SPACE CODE LEVEL	05 09 05 1 SPACE CODE DECODED OUTPUT	05 09 09 1 SPACE MAGNET DRIVER BUTPUT	05 09 06 1 INVERSE SPACE LEVEL	05 14 17 1 SERIALIZER PARITY ERROR INDICATOR DRIVER	05 14 17 I INVERSE SPE	05 14 17 1 SERIALIZER PARITY ERROR	05 14 21 1 SET REPEAT INVERSED	OS OT O6 I INVERSE SHIFT RIGHT TRANSFER REGISTER	05 02 09 1 SECTOR SYLLABLE MODULE BUFFER REGISTER DATA MODULE 0	05 02 09 1 SECTOR SYLLABLE MODULE BUFFER REGISTER Data module 1
Figure 10-28 Sheet Number	007	100	920	020	050	•		037	037	030	160	190	190	190	190	900	•	***
Symbol	SINGLE INST SW	SINGLE PHASE SW	SINK	SKIP FIRST NOT	SKIP FIRST	SKIP TO CHAN 1 NT	SKEP TO CHAN 1	SPACE CODE MT	SPACE CUDE	SPACE MAG	SPACE NT	SPE IND	SPE NOT	SPE	SAPT NOT	SATA NOT	SSMBR DHD	SSNBR DHI

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 02 10 1 INVERSE SSHBR DS1-3	05 02 10 1 SELTOR SYLLABLE MODULE BUFFER REGISTER DATA SECTORS 1 2 AND 3.	05 02 11 1 SECTOR SYLLABLE MODULE BUFFER REGISTER DATA Sector 4.	OS OZ 11 1 SECTOR SYLLABLE MODULE BUFFER REGISTER Instruction modules o and 1	05 02 08 1 SECTOR SYLLABLE MODULE BUFFER REGISTER INSTRUCTION SECTOR 1	05 02 08 1 INVERSE SSMRR IS 1	05 02 08 I INVERSE SSMBR IS 2	OS OZ OB 1 SECTOM SYLLABLE MODULE BUFFER REGISTER INSTRUCTION SECTOR 2	05 02 OB 1 INVERSE SSMBR IS 3	OS O? OB 1 SECTOR SYLLABLE MODULE BUFFER REGISTER INSTRUCTION SECTOR 3	05 C2 09 I INVERSE SSMBR IS 4	05 02 09 1 SECTOR SYLLABLE MODULE BUFFER REGISTER INSTRUCTION SECTOR 4	05 02 09 1 INVERSE SSMBR SVL 1	05 02 09 1 SECTOR SYLLABLE MODULE BUFFER REGISTER SYLLABLE	05 02 23 1 SECTOR SYLLABLE MODULE DISPLAY REGISTER DATA ADDRES; DATA MODULE O HUDICATOR DRIVER	05 02 23 1 SECTOR SYLLABLE MODULE DISPLAY REGISTER DATA
Figure 10-28 Sheet Number	*90	\$ 0	♦ 90	\$	* 90	***	***	> 90	490	7 90	***	♦90	***	+90	*	\$ 0
Symbol	SSMBR DS1-3 NOT	SSMBR DS1-3	SSMBR DS4	SSMBR INO-1	SSMBR ISI	SSMBR 15 1 NOT	SSMBR IS 2 NOT	SSHBR IS 2	SSMBR ES 3 NOT	SSMBR IS 3	SSMBR 1S 4 NOT	SSMBR 1S 4	SSHBR SYL I NOT	SSHBR SYL 1	SSHOR DA UNO IND	SSHOR DA DNI IND

	٠.													
				DATA	0ATA		DAIVER	Daiver						
ALD and/or Figure 10-4 LN Number and Symbol Definition	ADDRESS DATA MODULE I INDICATOR DRIVER	05 02 09 1 SECTOR SYLLABLE MODULE DISPLAY REGISTER DATA MODULE 0	05 02 09 1 SECTOR SYLLABLE MODULE DISPLAY REGISTER DATA MODULE 1	OS OZ 10 1 SECTOR SYLLABLE MODULE DISPLAY REGISTER SECTORS 1 2 AND 3	05 02 23 1 SECTOR SYLLABLE MODULE DISPLAY REGISTER SECTORS I THRU 4 INDICATOR DRIVERS	05 02 11 1 SECTOR SYLLABLE MODULE DISPLAY REJISTER DATA SECTOR 4	05 02 23 1 SECTOR SYLLABLE MODULE DISPLAY REGISTER INSTRUCTION ADDRESS INSTRUCTION MODULE O INDICATOR	05 02 23 1 SECTOR SYLLABLE MODULE DISFLAY REGISTER INSTRUCTION ADDRESS INSTRUCTION MODULE 1 INDICATOR	05 02 11 1 SECTOR SYLLABLE MODULE DISPLAY REGISTER INSTRUCTION MODULES 0 AND 1	05 02 23 I SECTOR SYLLARLE MODULE DISPLAY REGISTER INSTRUCTION SECTORS I THRU 4 INDICATOR DRIVERS	05 02 08 1 SECTOR SYLLABLE MODULE DISPLAY REGISTER INSTRUCTION SECTOR 1	05 O2 OB 1 SECTOR SYLLABLE MODULE DISPLAY REGISTER INSTRUCTION SECTOR 2	05 02 08 1 SECTOR SYLLABLE MODULE DISPLAY REGISTER INSTRUCTION SECTOR 3	05 02 09 1 SECTOR SYLLABLE MODULE DISPLAY REGISTER INSTRUCTION SECTOR 4
Figure 10-28 Sheet Number		†90	\$	\$ 0	† 90	+90	\$	30	♦90	30	490	***	30	***
Symbol		CMO	140	051-3	SSMDK DS1-4 IND	054	SSMDR IA END END	SSHOR IA INI IND	1-0W1	SSMDR 151-4 1MD	isı	15.2	15 3	+ 51
Syı		SSMDR DHO	SSADR DAL	SSNDR DSI-3	SSMDK	SSMDR DS4	SSMDR	SSHOR	SSMDR [M0-1	SSMDR	SSHOR	SSMDR 15	SSNOR	SSMDR 1S

09 I SECTOR SYLLABLE MODULE DISPLAY REGISTER 1 INVOICATOR DRIVERS 09 1 INVERSE SSMOR SYL 1 23 1 GENERATES STORE ACCUMULATOR 16 1 STORE ACCUMULATOR 16 1 STORE ACCUMULATOR 19 1 START INDICATOR 1 2 DRIVERS 16 1 START CYCLE 19 1 START CYCLE 11	Symbol S	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition	
0-1 IMD 064 05 02 23 1 SECTOR SYLLADLE MODULE DISPLAY REGISTER 0 AND 1 INDICATOR DRIVERS 1 MOT 064 05 02 09 1 INVERSE SSMOR SYL 1 018 05 07 23 1 GENERATES STORE ACCUMULATOR 038 05 07 16 1 STORE ACCUMULATOR 008 05 07 16 1 STORE ACCUMULATOR 061 05 15 03 1 INVERSE INVERSE START SINGLE SHOT DATER 1 Z 050 05 15 03 1 INVERSE INVERSE START SINGLE SHOT DATER 1 Z 050 05 15 10 1 STOR INDICATOR 1 Z DRIVERS 1 O07 05 05 15 16 1 STOR INDICATOR 1 Z DRIVERS 1 007 05 05 15 16 1 STOR INDICATOR 1 Z DRIVERS 1 050 05 15 18 1 INVERSE STOR 050 05 15 18 1 STORE INSTRUCTION 1 NH 027 05 07 22 1 STROBE A INHIBIT PREVENTS BUFFER LCAD IN SENSE APPLIFIERS A 027 05 05 22 1 STROBE MEMORY A 1 NH 027 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER LCAD IN SENSE APPLIFIERS B 1 ON 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER LCAD IN SENSE APPLIFIERS B 1 ON 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER LCAD IN SENSE APPLIFIERS B 1 ON 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER LCAD IN SENSE APPLIFIERS B 1 ON 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER LCAD IN SENSE APPLIFIERS B 1 ON 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER LCAD IN SENSE APPLIFIERS B 1 ON 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER LCAD IN SENSE APPLIFIERS B 1 ON 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER LCAD IN SENSE APPLIFIERS B 1 ON 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER LCAD IN SENSE APPLIFIERS B 1 ON 05 07 05	SYLI	\$	i SECTOR	
1 NOT 064 05 02 09 1 INVERSE SSMOR SYL 1 018 05 07 23 1 GENERATES STORE ACCUMULATOR 028 05 07 16 1 STORE ACCUMULATOR 030 05 15 16 1 STORE ACCUMULATOR 046 05 15 16 1 STORE ACCUMULATOR 061 05 14 19 1 START CYCLE 1 061 05 14 19 1 START CYCLE 1 12 050 05 15 16 1 STOR INDICATOR 1 2 DRIVERS 1 007 05 15 16 1 STOR INDICATOR 2 DRIVERS 1 007 05 04 14 1 DEGATING TO CLOCK CONTROL 050 05 15 18 1 STORE STOP 050 05 15 18 1 STORE INSTRUCTION 1 NH 027 05 07 22 1 STROBE A INHIBIT PREVENTS BUFFER LCAD FI 1 027 05 07 15 15 15 TROBE B INHIBIT PREVENTS BUFFER LCAD FI 1 027 05 07 12 1 STROBE B INHIBIT PREVENTS BUFFER LCAD FI 1 027 05 07 12 1 STROBE B INHIBIT PREVENTS BUFFER LOAD FI 1 030 05 07 14 1 STROBE B INHIBIT PREVENTS BUFFER LOAD FI	SVL 0-1 1MD	***	OZ 23 1 SECTOR SYLLABLE MODULE	
018 05 07 23 1 GENERATES STORE ACCUMULATOR 098 05 07 16 1 STORE ACCUMULATOR 1 1 2 050 05 15 16 1 STORE ACCUMULATOR 106 05 15 03 1 INVERSE INVERSE START SINGLE SWGT DRIVE 106 05 14 19 1 START CYCLE 1 12 050 05 14 19 1 START CYCLE 1 13 050 05 15 16 1 STOP INDICATOR 1 2 DRIVERS 1 007 05 04 14 1 DEGATING TO CLOCK CONTROL 10 050 05 15 18 1 INVERSE STOP 10 050 05 15 18 1 INVERSE STOP 10 050 05 15 18 1 STORE INSTRUCTION 10 05 07 22 1 STORE INSTRUCTION 10 05 07 22 1 STORE MEMORY A 10 027 05 07 22 1 STROBE MEMORY A 10 027 05 07 22 1 STROBE MEMORY A 10 027 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER LOAD FREE CORP.	SYL 1 NOT	+90	02 09 1 INVERSE SSMOR SVL	
1.2 050 05 15 16 1 STORE ACCUMULATOR 1.2 050 05 15 16 1 START INDICATOR 1 2 DRIVERS 1.0 064 05 15 03 1 INVERSE INVERSE START SINCLE SHOT DRIVE 1.0 061 05 14 19 1 START CYCLE 1 061 05 14 19 1 START CYCLE 1 061 05 15 16 1 STOP INDICATOR 1 2 DRIVERS 1.0 007 05 05 15 16 1 STOP INDICATOR 1 2 DRIVERS 050 05 15 18 1 INVERSE STOP 050 05 15 18 1 INVERSE STOP 018 05 07 22 1 STORE INSTRUCTION INH 027 05 07 22 1 STROBE A INHIBIT PREVENTS BUFFER LOAD FIRE 1.0 050 05 27 03 1 STROBE MEMORY A 1.0 057 05 27 03 1 STROBE MEMORY A 1.0 057 05 27 03 1 STROBE B INHIBIT PREVENTS BUFFER LOAD FIRE 1.0 057 05 27 03 1 STROBE B INHIBIT PREVENTS BUFFER LOAD FIRE 1.0 057 05 27 03 1 STROBE B INHIBIT PREVENTS BUFFER LOAD FIRE 1.0 057 05 27 03 1 STROBE B INHIBIT PREVENTS BUFFER LOAD FIRE 1.0 057 05 27 03 1 STROBE B INHIBIT PREVENTS BUFFER LOAD FIRE 1.0 057 05 27 03 1 STROBE B INHIBIT PREVENTS BUFFER LOAD FIRE 1.0 057 05 27 03 1 STROBE B INHIBIT PREVENTS BUFFER LOAD FIRE 1.0 057 05 27 03 1 STROBE B INHIBIT PREVENTS BUFFER LOAD FIRE 1.0 050 050 050 050 050 050 050 050 050 0		910	07 23 1	
NOT A 046 05 15 03 1 INVERSE INVERSE START SINGLE SHOT ORIVERS 061 05 14 19 1 START CYCLE 1 061 05 14 19 1 START CYCLE 1 1 2 050 05 15 16 1 STOP INDICATOR 1 2 DRIVERS 1 007 05 05 15 16 1 STOP INDICATOR 1 2 DRIVERS 1 007 05 05 15 18 1 STOP INDICATOR 1 2 DRIVERS 1 050 05 15 18 1 STOP 018 C5 07 22 1 INVERSE STO 018 C5 07 22 1 STORE INSTRUCTION 1 NH 027 05 07 22 1 STORE MEMORY A 1 NH 027 05 07 22 1 STORE MEMORY A 1 NH 027 05 07 22 1 STORE MEMORY A 1 NH 027 05 07 22 1 STORE MEMORY A		800	07 16 1 STORE	,
1	END 1 2	050	15 16 1 START INDICATOR I	
1 2 061 05 14 19 1 START CYCLE 1 1 2 050 05 15 16 1 STOP INDICATOR 1 2 DRIVERS 1 007 05 05 14 1 DECATING TO CLOCK CONTROL 050 05 15 18 1 INVERSE STOP 050 05 15 18 1 STOP 1 050 05 15 18 1 STOP 1 050 05 15 18 1 STOP 1 050 05 15 18 1 STOP 1 050 05 15 18 1 STOP 1 050 05 15 18 1 STORE INSTRUCTION 1 050 07 22 1 STROBE A INHIBIT PREVENTS BUFFER 1 027 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER 1 027 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER	SS NOT A	940	15 03 1 INVERSE INVERSE START SINGLE SHGT	
1 2 050 05 15 16 1 START CYCLE 1 007 05 05 15 16 1 STOP INDICATOR 1 2 DRIVERS 1 007 05 05 15 18 1 INVERSE STOP 050 05 15 18 1 STOP 018 05 07 22 1 INVERSE STO 018 05 07 22 1 STORE INSTRUCTION IMM 027 05 07 22 1 STROBE A THIBIT PREVENTS BUFFER 5 NOS 27 03 1 STROBE MEMORY A 1NH 027 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER		190	1 61 11	
1 2 050 05 15 16 1 STOP INDICATOR 1 2 DRIVERS 0 05 05 14 1 DECATING TO CLGCK CONTROL 0 50 05 15 18 1 INVERSE STOP 0 18 05 07 22 1 INVERSE STO 0 18 05 07 22 1 STROBE A INHIBIT PREVENTS BUFFER 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		190	14 18 1 START	
050 05 15 18 1 INVERSE STOP 050 05 15 18 1 INVERSE STOP 050 05 15 18 1 STOP 018 C5 07 22 1 INVERSE STO 018 05 07 22 1 STROBE A INHIBIT PREVENTS BUFFER 027 05 07 22 1 STROBE MEMORY A 027 05 27 03 1 STROBE B INHIBIT PREVENTS BUFFER 027 05 27 03 1 STROBE B INHIBIT PREVENTS BUFFER	-	050	15 16 1 STOP INDICATOR 1 2	
050 05 15 18 1 INVERSE STOP 050 05 15 18 1 STOP 018 C5 07 22 1 INVERSE STO 018 05 07 22 1 STORE INSTRUCTION 027 05 07 22 1 STROBE A INHIBIT PREVENTS BUFFER 027 05 27 03 1 STROBE MEMORY A 027 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER	7 101	100	04 14 1 DEGATING TO CLOCK	
050 05 15 18 1 STOP 018 C5 07 22 1 INVERSE STO 018 05 07 22 1 STORE INSTRUCTION 027 05 07 22 1 STROBE A INHIBIT PREVENTS BUFFER 027 05 27 03 1 STROBE MEMORY A 027 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER	HOT	050	15 18 1 INVERSE	
018 C5 07 22 1 INVERSE STO 018 05 07 22 1 STORE INSTRUCTION 027 05 07 22 1 STROBE A INHIBIT PREVENTS BUFFER SENSE AMPLIFIERS A 027 05 27 03 1 STROBE MEMORY A 027 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER		050	15 18 1	
018 05 07 22 1 STORE INSTRUCTION 027 05 07 22 1 STROBE A INHIBIT PREVENTS BUFFER SENSE AMPLIFIERS A 027 05 27 03 1 STROBE MEMORY A 027 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER	101	910	O7 22 1 INVERSE	
SENSE AMPLIFIERS A 027 05 27 03 1 STROBE MEMORY A 027 05 07 22 1 STROBE BINHIBIT PREVENTS BUFFER		910	07 22 1 STORE	
027 05 27 03 1 STROBE MEMORY A 027 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER LOAD	E A INH	027	07 22 1 STROBE A INHIBIT PREVENTS BUFFER ISE AMPLIFIERS A	
027 05 07 22 1 STROBE B INHIBIT PREVENTS BUFFER LOAD	₹ ₩	027	27 03 1 STRUBE	
	W. 0 m	027	O7 22 1 STROBE 8 INHIBIT PREVENTS BUFFER LOAD	, .

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 27 04 1 STROBE MEMORY B	05 14 22 1 SET TAPE READER OPERATION BIT 3	05 09 07 1 START RESET TYPERWRITER	04 03 01 0 - 05 03 22 I SWITCH IMSTRUCTION ADDRESS BITS I THRU 6	04 03 02 0 - 05 03 14 1 SWITCH ADDRESS HOLD	04 15 01 0 - 05 15 17 1 INVERSE SW ADV	04 15 01 0 - 05 15 17 1 SHITCH ADVANCE	04 02 0! 0 - 05 02 14 1 SHITCH LATCH 3 AT END OF ACCUMULATOR INSTRUCTION CHANNEL DATA	04 02 01 0 - 05 02 14 1 SMITCH LATCH 3 AT END OF ACCUMULATOR INSTRUCTION CHANNEL INSTRUCTION ADDRESS	04 04 02 0 - 05 04 06 1 SWITCH ALL BIT GATES SCOPE SYNC	04 04 02 0 - 05 04 06 1 SHITCH ALL CLOCK PULSES SCOPE SYMC	04 04 02 0 - 05 04 06 1 SHITCH ALL PHASES SCOPE SYNC	04 15 01 0 - 05 15 01 1 SMITCH AUTO	04 03 02 0 - 05 03 21 1 SMITCH BITS 16 THRU 25	04 03 02 0 - 05 03 20 1 SHITCH BITS I THRU 15	04 04 02 0 - 05 04 05 I SMITCH BIT GATES I THRU 14 SYNC SELECT GENERATION	04 04 02 0 - 05 04 06 1 SNITCH CLOCK PULSES W X Y Z SYNC	04 03 01 0 - 05 03 16 1 INVERSE SW CD RST
Figure 10-28 Sheet Number	027	190	037	150	690	050	050	990	990	\$00	*00	100	640	150	150	* 00	* 00	690
Symbol	STRORE B	STROP3	STRT RESET	SH AL THRU AS	SW ADR HULD	SW ADV NOT	SW ADV	SE ALB DATA	SW A13 1A	SW ALL RC	SH ALL CLOCKS	SH ALL PHASE	SE AUTO	SW 816 THRU 825	SW BI THRU BIS	SM 861 THRU 14	SH CCH X Y Z	SW CD RST NOT

SH CD RST SH CD RST SH CST	Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
051 054 12 1 SMITCH COMPUTER SINGLE STEP	SH CD RST	690	03 01 0 - 05 03 15 1 SWITCH COMPUTER DISPLAY
051 054 04 15 10 - 05 15 11 SMITCH DATA ADDRESS NEMBRY NO	SW CST	690	04 12 1 SMITCH COMPUTER SINGLE
O++ O++ O++ S++ O++ S++ O++	SH DA MM	150	03 01 0 - 05 03 19 1 SHITCH DATA
OSO	SW 000	640	15 01 0 - 05 15 01 1 SHITCH DATA
050 04 15 01 0 - 05 15 15 15 SWITCH DIRECTION HRU 4 051 04 03 01 0 - 05 03 19 1 SWITCH DATA SECTORS 1 THRU 4 IST 048 04 14 01 0 - 05 14 06 1 SWITCH ERROR RESET EST NOT 049 04 15 01 0 - 05 15 02 1 INVERSE SW ERR TEST NOT 046 04 15 01 0 - 05 15 02 1 SWITCH FREE RUN SINGLE SWOT NOT 050 04 15 01 0 - 05 15 03 1 SWITCH FREE RUN SINGLE SWOT NOT 050 05 15 14 1 SWITCH FREE RUN TAPE READER 1 050 05 15 14 1 SWITCH FREE RUN TAPE READER 1 04 15 01 0 - 05 15 14 1 SWITCH INSTRUCTION ADDRESS ME 1 04 15 01 0 - 05 15 02 1 INVERSE SW IA 1 04 15 01 0 - 05 15 02 1 SWITCH INSTRUCTION ADDRESS HRU 4 051 04 03 01 0 - 05 15 20 1 SWITCH INSTRUCTION SECTORS 1 TEST 1A 049 04 15 01 0 - 05 15 20 1 SWITCH INSTRUCTION SECTORS 1 TEST 1A 049 04 15 01 0 - 05 15 20 1 SWITCH INSTRUCTION SECTORS 1	SW DIR NOT	080	15 01 0 - 05 15 15 1 INVERSE SH
ST	SN DIR	050	15 01 0 - 05 15 15 1 SWITCH
SST 046	SW DSI THRU 4	150	03 01 0 - 05 03 19 1 SWITCH DATA SECTORS 1
FEST MOT 049 04 15 01 0 - 05 15 02 1 INVERSE SU ERR TEST NOT 046 04 15 01 0 - 05 15 02 1 SUITCH ERROR TEST NOT 046 04 15 01 0 - 05 15 03 1 SUITCH FREE RUN SINGLE SHOT NOT 050 04 15 01 0 - 05 15 17 1 INVERSE SU FRIR 050 05 15 14 1 SUITCH FREE RUN TAPE READER 04 15 01 0 - 05 15 14 1 SUITCH FREE RUN TAPE READER 04 15 01 0 - 05 03 22 1 SUITCH FREE RUN TAPE READER NODULE 049 04 15 01 0 - 05 15 02 1 INVERSE SU IA 049 04 15 01 0 - 05 15 02 1 SUITCH INSTRUCTION ADDRESS HEW 051 04 05 05 05 05 05 05 05 05 05 05 05 05 05	SW ERR RST	840	14 01 0 - 05 14 06 1 SWITCH ERROR
FST 049 04 15 01 0 - 05 15 02 1 SWITCH ERROR TEST MOT 046 04 15 01 0 - 05 15 03 1 SWITCH FREE RUN SINGLE SHOT MOT 050 04 15 01 0 - 05 15 17 1 INVERSE SW FRIR O50 05 15 14 1 SWITCH FREE RUN TAPE READER O51 04 15 01 0 - 05 15 14 1 SWITCH FREE RUN TAPE READER O51 04 15 01 0 - 05 15 15 15 WITCH INSTRUCTION ADDRESS ME WOULE 04 15 01 0 - 05 15 02 1 INVERSE SW IA O41 15 01 0 - 05 15 02 1 SWITCH INSTRUCTION ADDRESS WW O51 04 03 01 0 - 05 03 22 1 SWITCH LAMP TEST CIRCUIT IA O51 040 05 15 01 0 - 05 15 20 1 SWITCH LAMP TEST CIRCUIT IA O52 O43 01 0 - 05 15 20 1 SWITCH LAMP TEST CIRCUIT IA O49 O40 04 15 01 0 - 05 15 20 1 SWITCH LAMP TEST CIRCUIT IA O49 O40 04 15 01 0 - 05 15 20 1 SWITCH LAMP TEST CIRCUIT IA O49 O40 04 15 01 0 - 05 15 20 1 SWITCH LAMP TEST CIRCUIT IA O49 O40 04 15 01 0 - 05 15 20 1 SWITCH LAMP TEST CIRCUIT IA O49 O40 04 15 01 0 - 05 15 20 1 SWITCH LAMP TEST CIRCUIT IA	SH ERR TEST NOT	640	15 01 0 - 05 15 02 1 INVERSE SW ERR
NOT 046 04 15 01 0 - 05 15 03 1 SWITCH FREE RUN SINGLE SHOT NOT 050 04 15 01 0 - 05 15 17 1 INVERSE SW FRIR 050 05 15 14 1 SWITCH FREE RUN TAPE READER 04 15 01 0 - 05 15 14 1 SWITCH FREE RUN TAPE READER 051 04 03 01 0 - 05 15 14 1 SWITCH FREE RUN TAPE READER 17 049 04 15 01 0 - 05 03 22 1 SWITCH INSTRUCTION ADDRESS 18WU 4 051 04 15 01 0 - 05 15 02 1 SWITCH INSTRUCTION ADDRESS 18ST 1A 049 04 15 01 0 - 05 15 22 1 SWITCH INSTRUCTION SECTORS 1 18ST 1A 049 04 15 01 0 - 05 15 20 1 SWITCH LAMP TEST CIRCUIT 1A	IN ERR TEST	040	15 01 0 - 05 15 02 1 SWITCH ERROR
MOT 050 04 15 C1 0 - 05 15 17 1 INVERSE SW FRIR	N FRSS NOT	940	15 01 0 - 05 15 03 1 SWITCH FREE
050 05 15 14 1 SMITCH FREE RUN TAPE READER 04 15 01 0 - 05 15 14 1 SMITCH FREE RUN TAPE READER 10 051 04 05 01 0 - 05 03 22 1 SMITCH INSTRUCTION ADDRESS ME 11 049 04 15 01 0 - 05 15 02 1 INVERSE SW IA 11 049 04 15 01 0 - 05 15 02 1 SMITCH INSTRUCTION ADDRESS 12 15 MITCH INSTRUCTION ADDRESS 14 15 01 0 - 05 15 20 1 SMITCH LAMP TEST CIRCUIT 1A	IN FRIR MOT	050	15 CI 0 - 05 15 17 1 INVERSE
051 04 15 01 0 - 05 15 14 1 SMITCH FREE RUN TAPE READER 051 04 03 01 0 - 05 03 22 1 SMITCH INSTRUCTION ADDRESS ME 049 04 15 01 0 - 05 15 02 1 INVERSE SW IA 049 04 15 01 0 - 05 15 02 1 SMITCH INSTRUCTION ADDRESS 051 04 03 01 0 - 05 03 22 1 SMITCH INSTRUCTION SECTORS 1 049 04 15 01 0 - 05 15 20 1 SMITCH LAMP TEST CIRCUIT 1A	W FATA	050	15 14 1 SWITCH FREE
051 04 93 01 0 - 05 03 22 1 SWITCP INSTRUCTION ADDRESS ME 049 04 15 01 0 - 05 15 02 1 INVERSE SW IA 049 04 15 01 0 - 05 15 02 1 SWITCH INSTRUCTION ADDRESS 051 04 03 01 0 - 05 03 22 1 SWITCH INSTRUCTION SECTORS 1 049 04 15 01 0 - 05 15 20 1 SWITCH LAMP TEST CIRCUIT 1A	W FRTR		15 01 0 - 05 15 14 1
049 04 15 01 0 - 05 15 02 1 INVERSE SW IA 049 04 15 01 0 - 05 15 02 1 FWITCH INSTRUCTION ADDRESS 051 04 03 01 0 - 05 03 22 1 SWITCH INSTRUCTION SECTORS 1 049 04 15 01 0 - 05 15 20 1 SWITCH LAMP TEST CIRCUIT 1A	FE C3 75	150	93 01 0 - 05 03 22 1 SWITCH INSTRUCTION ADDRESS
049 04 15 01 0 - 05 15 02 1 FMITCH INSTRUCTION ADDRESS 051 04 03 01 0 - 05 03 22 1 SMITCH INSTRUCTION SECTORS 1 049 04 15 01 0 - 05 15 20 1 SMITCH LAMP TEST CIRCUIT 1A	N IA NOT	640	15 01 0 - 05 15 02 1 INVERSE
051 04 03 01 0 - 05 03 22 1 SHITCH INSTRUCTION SECTORS 1 049 24 15 01 0 - 05 15 20 1 SHITCH LAMP TEST CIRCUIT 1A	VI 7.	640	15 01 0 - 05 15 02 1 SMITCH INSTRUCTION
049 04 15 01 0 - 05 15 20 1 SMITCH LAMP TEST CIRCUIT	N 151 THAU 4	150	03 01 0 - 05 03 22 1 SHITCH INSTRUCTION SECTORS 1
	SU LAMP TEST IA	640	15 01 0 - 05 15 20 1 SMITCH LAMP TEST CIRCUIT

Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
SW LAMP TEST 1	640	04 15 01 0 - 05 15 01 1 LAMP TEST PANEL 1
SH LAMP TEST 2A	640	04 15 01 0 - 05 15 21 1 SWITCH LAMP TEST CIRCUIT 2A
SW LAMP TEST 2	150	04 03 02 0 - 05 03 08 1 SWITCH LAMP TEST 2
SH LAMP TEST 2		04 16 04 0 - 05 16 01 1 SWITCH LAMP TEST CIRCUIT 2
SW MAN	640	04 15 01 0 - 05 15 01 1 SMITCH MANUAL
SH ME	640	04 15 01 0 - 05 15 01 1 SMITCH MEMORY LOAD
SW DAL THRU DAS	150	04 03 01 0 - 05 03 19 1 SWITCH OPERAND ADDRESS BITS 1 THRU 3
SH DA4	150	04 03 02 0 - 05 03 20 1 SWITCH OPERAND ADDRESS BIT 4
SM DAS THRU DA9	150	04 03 01 0 - 05 03 19 1 SMITCH OPERAND ADDRESS BITS 5 THRU 9
SW OP! THRU OP4	150	04 03 02 1 - 05 03 19 1 SHITCH OPERATION BITS 1 THRU 4
SH PA PB PC	\$00	04 04 02 0 - 05 04 06 1 SHITCH PHASE A B AND C SCUPE SYNC
SW PAEG A 11 - 13	036	04 13 04 0 - 05 13 20 1 PROGRAM REGISTER A SHITCHES 11 - 13
SW PREG A 14	036	04 13 04 0 - 05 12 22 1 PROGRAM REGISTER A SWITCH 14
SH PREG A 15	960	U4 13 04 0 - 05 13 19 1 PROGRAM REGISTER A SWITCH 15
SH PREG A 16 - 19	036	04 13 04 0 - 05 13 21 1 PROGRAM REGISTER A SWITCHES 16 - 19
SW PREG A 20 21	036	04 13 04 0 - 05 13 14 1 PROGRAM REGISTER A SWITCHES 20 21
SH PREG A 22 - 25	960 9	04 13 04 0 - 05 13 15 1 PROGRAM REGISTER A SWITCHES 22 - 25
SH PREG A 1 2	036	04 13 U4 0 - 05 13 16 1 PROGNAM REGISTER A SWITCHES 1 2
SW PREG A 3 TO S	960	04 13 04 0 - 05 13 17 1 PROGRAM REGISTER A SWITCHES 3 TO S
SU PREGA 6 TO 8	960	04 13 04 0 - 05 13 18 1 PROGRAM REGISTER A SHITCHES & TO 8

Symbol		Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
SW PREG A 9 -	2	950	04 13 04 0 - 05 13 19 1 PROGRAM REGISTER A SHITCHES 9 TO 10
SH PREG A SGN		910	04 13 04 0 - 05 13 16 1 PROGRAM REGISTER A SHITCH SIGN
SH PREG R 11 -	2	036	04 13 04 0 - 05 13 20 1 PROGRAM REGISTER 8 SKITCHES 11 - 13
SH PREG B 15		036	94 13 04 0 - 05 13 19 1 PROGRAM REGISTER 8 SWITCH 15
SH PREG B 15		:	04 13 04 0 - 05 13 22 1 PROGRAM REGISTER B SHITCH 14
SM PREG B 16 -	2	036	04 13 04 0 - 05 13 21 1 PROGRAM REGISTER 8 SWITCHES 16 - 19
SW PREG B 20 21		.036	04 13 04 0 - 05 13 14 1 PROGRAM REGISTER 8 SWITCHES 20 21
SH PREG B 22 -	. 25	036	04 13 04 0 - 05 13 15 1 PREGRAM REGISTER 8 SMITCHES 22 - 25
SE PREG 8 1	~	036	C4 13 04 0 - 05 13 16 1 PROGRAM REGISTER B SWITCHES 1 2
SW PRCG B 3 TO	5 0	036	04 13 04 0 - 05 13 17 1 PROGRAM REGISTER 8 SWITCHES 3 TO 5
SW PREG 8 6 TO	. 0	036	04 13 04 0 - 05 13 18 1 PROGRAM REGISTER B SWITCHES 6 TO 8
SW PREG B 9 -	91 .	036	04 13 04 0 - 05 13 19 1 PROCRAM REGISTER B SWITCHES 9 TO 10
SH PREG R SGN		036	24 13 04 0 - 05 13 16 1 PROGRAM REGISTER B SWITCH SIGN
SW RESET 1		940	04 15 01 0 - 05 15 03 1 SMITCH RESET CIRCUIT 1
SW RESET 2		047	04 15 01 0 - 05 15 13 1 SHITCH RESET CIRCUIT 2
SH RPT NOT		190	04 I4 01 0 - 05 14 23 1 INVERSE SW RPT
SH RPI PRU CYC		690	04 03 02 0 - 05 03 14 1 SWITCH REPEAT PROCESS CYCLE
SW RPT		100	04 14 01 0 - 05 14 23 1 SWITCH REPEAT
75	-	800	05 07 11 1 SHIFT W CLOCK TIME
SH SEL ADR		940	04 15 07 0 - 05 15 05 1 SWITCH SELECT ADDRESS

		· 7			,				· · .			, SS	: : :	, =		.	2	THE 6
	LEVEL		• •	:			· ·	,	: •		PE	1 THRU	•	19 %	•	T 011	1 THRU	7
er	INVERSE LI	· .	··.	A 4	: [-			:.	SHOT		INSTRUCTION TAPE	8118		READER CHARACTER BIT	CHARACTER	READER CHARACTER	CHANNEL	CHANNEL
ALD and/or Figure 10-4 LN Number and Symbol Definition		COMPUTER		SINGLE DISPLAY	LE STEP	START		•	T SINGLE	. ^.	INSTRU	ADDRESS	PONER		READER		READER	
0-4 1 efinit	COM		SIGN	SING	STAGLE	3	START	SHOT	START	STCP	SYL	TAPE	TAPE	TAPE	TAPE	TAPE	TAPE	TAPE
d/or Figure 10~4 LN and Symbol Definition	ADDRESS COMPUTER	ADDRĘSS	SWITCH	SWITCH	SWITCH	INVERSE	SWITCH	SINGLE	SHITCH	SWITCH	SWETCH	SWITCH	SWITCH	SWITCH	SWITCH	SHITCH TAPE	SHITCH TAPE	SUITCH TAPE READER
or] nd Sy	1 12	1 12	1 61	1 91	1 +1	17.1	-		03 1	1 01	22 1	21 1.	1 91	1 11	ੰ 1 21	13 1	-	-
and a	14 2	14 2	03 1	03 1	03 1	15 1	11 51 50	SHITCH START	15 0	15 1	03 2	63 2	15 1	1 51	1 51	151	14 05	14 05
ALD	95	9	05	05	02	50	90	HTC	0.5	50	50	0.5	90	50	9	0.0	50	\$0
•	•1	1	0	0	- 0)· O	0	3 7	0	0	0	0	-	1 0	. S	0	0 -	F 0
	10	10	70	20	20	10	10	03	10	10	5	05	10	20	02 0 THRU		10 T	O1 ANE
	21 %	±	03	03	6	13	15	12	12	12	03	6	15	12	04 15 BITS 3	04 15 02 7 THRU 9	04 14 01 0 - 5 FROM PANEL	04 14 01 0 FROM PANEL
	Z	6	5	8	8	5	8	02	3	5	5	5	8	5	0 0	40	ån,	9 K
Figure 10-28 Sheet Number	190	190	150	690	690	050	050	9+0		050	150	051	050	740	140	140	650	650
	• .				MODE									•	•	6		
7	101			018	TEP	ğ		23	22			Ş		a.	J.R.	THE .	10 \$	\$ 02
Symbol	SH SGUTC NOT	27.0	*	SN SINGLE DIS	SH SING STEP M	SH START NOF	IRT	SH START SS	SH START SS	•	-4	SH TAAORI-S	SW TA PUR	SW TRCB1 2	SH TRCB3 THRU	SW TREBY THRU	SH TRCHI-S OI	SH TRCHI-6 02
S	- 56	SW SCOTC	NSIS AS	25	22	571	SH START	25	211	SH STOP	SH SYL	7	*	TAC	¥	TRE	F	7 T
	3	25	3	S	S	3	S	SH	25	S	3	S	S	35	S	S	3	35

ALD and/or Figure 10-4 LN Number and Symbol Definition	04 15 01 0 - 05 15 20 1 SWITCH TAPE READER RESET	04 02 01 0 - 05 02 14 1 SHITCH TRANSFER REGISTER SERIAL	04 15 01 0 - 05 15 19 1 INVERSE SW VER ONLY	04 15 01 0 - 05 15 19 1 SMITCH VERIFY ONLY	05 07 11 1 SHIFT X CLOCK TIME	05 03 18 1 SYLLABLE O BUFFER REGISTER INDICATOR DRIVER	05 03 18 1 INVERSE SYLO BR	05 03 18 1 SYLLABLE O BUFFER REGISTER	05 U3 18 1 SYLLABLE O BUFFER REG INDICATOR DRIVER	05 03 18 1 INVERSE SYLI ER	05 03 18 1 SYLLAGLE 1 BUFFER REGISTER	05 20 18 1 SYLLABLE O 1 INDICATOR DRIVERS 1 2	05 05 05 1 SYLLABLE O CONTROLS MEMORY READ WRITE SYLLABLE	05 27 01 1 SYLLABLE 0, SYLLABLE 1, MEMORY CONTROL LEVELS	03 05 05 1 SYLLABEE 1 CONTROLS MEMORY READ WRITE SYLLABLE	05 05 03 I INVERSE SYL CI	05 05 03 1 SYLLABLE 1 CONTROL	05 05 12 1 SYNC A GENERATES MEMORY A TIMING	US OS 12 1 SYNC B GENERATES MEMORY B TIMING	05 04 01 1 INVERSE SYNC CTRL
Figure 10-28 Sheet Number	670	990	60	640	800	690	690	690	690	690	690	610	025	027	025	610	610	025	979	* 00
Symbol	SH TR RST	SH TRS	SH VER ONLY NOT	SH VER ONLY	SK	SYLO BR IND	SYLO BR NOT	SYLO BR	SYLI BR IND	SYLI BR NOT	SYLI BR	SYL 0 1 1ND 1 2	SYL 0	SYL O SYL 1	SYL 1	SYL C1 NOT	SYL C1	SYNC A	SYNC B	SYNC CTRL NT

Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition	
TATC	. 190	05 14 21 1 TRANSFER ADDRESS TO COMPUTER	
TAZ	110	05 05 09 1 TRANSFER ADDRESS ZERO OUTPUT FROM LATCH	
18€	\$00	05 06 09 1 ONE CUTPUT OF TIMING LATCH FROM BIT GATE 3 CLOCK Y PHASE B TO BIT GATE I CLOCK PULSE Y PHASE A	
18R MOT	800	05 07 07 8 INVERSE TOR	
TBR	800	05 07 07 1 TRANSFER BUFFER REGISTER	
TOTIC	190	05 14 21 1 TRANSFER DATA TO COMPUTER	
TILT ROTATE CATE	037	05 09 06 1 GATES PRINT DRIVER OUTPUTS	
TILT SELECT	037	05 09 06 1 GATES PRINT CONTROL DRIVER OUTPUTS	
TIME 015 030	948	05 11 08 1 015 TO 030 TIME PRINTER CLOCK	•
TIME 060 090	045	05 11 08 1 060 TO 090 TIME PRINTER CLUCK	
TIME 090 000	045	05 11 38 1 050 TO 000 TIME PRINTE CLOCK	
TIME 105 000	045	05 11 08 1 105 70 000 TIME PRINTER CLOCK	
TPE IND	840	05 14 01 1 TAPE ERROR INDICATOR DRIVER	
TPE	048	05 14 OI 1 TAPE EARCR	
TR10 11 12	600	05 07 15 1 TRANSFER REGISTER 10 11 12	
TRAZO NOT	600	05 07 15 1 INVERSE TR12D	
TR 1.20	600	05 OT 15 1 TRANSFER REGISTER 12 DELAVED	
TRES NOT	600	05 07 11 1 INVERSE TRI3	
TRES	600	05 07 11 1 TRANSFER REGISTER 13	
TRID NOT	600	05 07 13 1 INVERSE TRID	

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 OT 13 I TRANSFER REGISTER I DELAVED	05 07 05 1 INVERSE TRI	05 07 05 1 TRANSFER REGISTER 1	05 07 12 1 INVERSE TR2 3 4	05 07 12 1 TRANSFER REGISTER 2 3 4	05 07 13 1 INVERSE TR3D	05 07 13 1 TRANSFER REGISTER 3 DELAVED	05 07 14 1 INVERSE TRS 6 7	05 OT 14 1 TRAHSFER REGISTER S 6 7	OS OT 13 1 TRANSFER REGISTER 6 DELAVED	05 07 13 1 INVERSE TR8	OS OT 13 1 TRANSFER REGISTER 8	05 OT 16 1 INVERSE TR9D	05 37 16 1 TRANSFER REGISTER 9 DELAVED	OS OT 16 1 TRANSFER REGISTER 9	OS 16 17 1 TAPE READER ADDRESS BITS 1 THRU 4 INDICATOR	OS 16 17 1 TAPE READER ACORESS BITS AL THRU A4 INDICATOR	OS 16.17 L INVERSE TRAI THRU 4	05 16 17 1 INVERSE TRAI THRU A4
Figure 10-28 Sheet Number	600	600	600	600	600	600	600	600	600	600	600	600	600	600	600	950	00	0 950	
Symbol	TAID	TR1 NDT	181	TK2 3 4 HOT	TR2 3 4	TR3D NOT	TR 30	TRS 6 7 NOT	TRS 6 7	1R60	TAB NOT	TRG	TR90 NOT	TA90	IRO	IRAL THRU 4 IND	TRAL THRU 4 IND	TRAL THRU 4 NOT	TRAL THRU 4 NOT

ALD and/or Figure 10-4 LN Number and Symbol Definition	OS 16 17 L TAPE READER ADORESS BITE 1 THRU 4	OS 16 17 1 TAPE READER ACORESS BITS AI THRU A4	05 16 18 1 TAPE READER ADDRESS BITS 5 THRU 8 INDICATOR	OS 16 18 1 TAPE READER ACDRESS BITS AS TMRU AN INDICATOR DRIVERS	OS 16 18 I INVERSE TRAS THRU 8	05 16 18 1 INVERSE TRAS THRU AB	OS 16 18 1 TAPE READER ADDRESS BITS S THRU B DRIVERS	OS 16 18 1 TAPE READER AUDRESS BITS AS THRU AB	04 14 01 0 - 05 14 02 1 TAPE READER THACKS 1 AND 3	04 14 01 0 - 05 14 03 1 TAPE READER TRACKS 3 AND 4	04 14 01 0 - 05 14 04 1 TAPE READER TRACKS 5 AND &	04 14 01 0 - 05 14 06 1 TAPE NEADER TRACKS 7 AND 8	05 15 19 1 INVERSE TRANSFER IMHIBIT	05 03 LT 1 TRANSFER PARITY BIT	05 16 04 1 TRB12 - TRB15 INDICATOR DRIVERS	05 16 04 1 INVERSE T4B12 - TRB15	05 16 04 1 TAPE READER BITS 12 TU 15	05 16 05 1 TRB16 - TRB19 INDICATOR DRIVERS	05 16 05 1 INVERSE TRB16 - TRB19
Figure 10-28 Sheet Number	950		056		056		950		040	040	0+0	040	049	690	750	150	057	058	058
Symbol	TRAI THRU 5	TRAL THRU 4	TRAS THRU B IND	FRAS THRU 8 IND	TRAS THRU 8 NOT	TRAS THRU 8 NOT	TRAS THRU 8	TRAS THRU 8	TRACK 1 TRACK 2	TRACK 3 TRACK 4	TRACK S TRACK 6	TRACK 7 TRACK 8	TRANS INH NOT	TRA PB	TRB12 - TRB15 1ND	TRB12 - TRB15 NOT	TAB12 - TAB15	FROIG - TROIS IND	TRBIS - TRBI9 NOT

TRB16 - TRB19 058 05 16 05 1 TAPE READER BITS 16 TO TRB1 - TRB3 IND 057 05 16 01 1 TRB1 - TRB3 INDICATOR 09 TRB1 - TRB3 IND 057 05 16 01 1 TAPE READER BITS 1 THRU TRB2 - TRB23 INDICATOR 058 05 16 06 1 TAPE READER BITS 1 THRU TRB20 - TRB23 INDICATOR 058 05 16 06 1 TAPE READER BITS 20 TO 17820 - TRB23 INDICATOR 058 05 16 06 1 TAPE READER BITS 20 TO 17824 - TRB25 INDICATOR 058 05 16 07 1 TAPE READER BITS 20 TO 17824 - TRB25 INDICATOR 058 05 16 07 1 TAPE READER BITS 24 AND 17824 - TRB2 100 TCATOR 05 16 07 1 TAPE READER BITS 24 AND 17834 - TRB7 INDICATOR 05 16 07 1 TAPE READER BITS 24 AND 17834 - TRB7 INDICATOR 05 16 02 1 TAPE READER BITS 24 AND 17834 - TRB7 INDICATOR 05 16 02 1 TAPE READER BITS 4 TO 7 INDICATOR 05 16 03 1 TAPE READER CHARACTER CFROM DATE 05 16 03 1 TAPE READER CHARACTER CFROM DATE 05 15 11 TAPE READER CHARACTER CFROM DATE 05 15 11 TAPE READER CHARACTER CFROM DATE 05 15 11 TAPE READER CHARACTER CFROM DATE 05 15 11 TAPE READER CHARACTER CFROM DATE 05 15 11 TAPE READER CHARACTER CFROM DATE 05 15 11 TAPE READER CHARACTER CFROM DATE 05 15 11 TAPE READER CHARACTER CFROM DATE 05 15 11 TAPE READER CHARACTER CFROM DATE 05 15 11 TAPE READER CHARACTER CFROM DATE 05 15 11 TAPE READER CHARACTER CFROM DATE 05 15 11 TAPE READER CHARACTER CFROM DATE 05 15 11 TAPE READER CHARACTER CFROM DATE 05 15 11 TAPE 05 15 11 TAPE 05 15 11 TAPE 05 15 11 TAPE 05 15 11 TAPE 05 15 11 TAPE 05 15 11 TAPE 05 15 11 TAPE 05 15 11 TAPE 05 15 11 TAPE 05 15 11 TAPE 05 15 11 TAPE 05 15 15 11 TAPE 05 15 15 15 15 15 15 15 15 15 15 15 15 15	Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
- TRB3 IND	1816 - 18819	058	05 16 05 1 TAPE READER BITS 16 TO 19
- TRB3 NOT 057 05 16 01 1 - TRB3 NOT 056 05 16 06 1 - TRB23 NOT 056 05 16 06 1 - TRB23 NOT 056 05 16 06 1 - TRB25 NOT 056 05 16 07 1 - TRB25 NOT 056 05 16 07 1 - TRB2 NOT 057 05 16 07 1 - TRB1 NO 057 05 16 02 1 - TRB1 NO 057 05 16 03 1 - TRB1 NO 057 05 16 03 1 - TRB1 NO 057 05 16 03 1 - TRB1 NO 057 05 16 03 1 - TRB1 NO 057 05 16 03 1 - TRB1 NO 057 05 16 03 1 - TRB1 NO 057 05 16 03 1 - TRB1 NO 057 05 16 03 1 - TRB1 NO 057 05 16 03 1 - TRB1 NO 057 05 16 03 1 - TRB1 NO 057 05 15 11 1 A-6A 047 05 15 12 1		150	01 1 TRB1
- FRB23 RND 056 05 16 01 11 - FRB23 RND 056 05 16 06 11 - FRB23 NOT 056 05 16 06 11 - FRB23 NOT 056 05 16 07 11 - FRB25 NOT 056 05 16 07 11 - FRB25 NOT 057 05 16 07 11 - FRB1 RND 057 05 16 02 11 - FRB1 RND 057 05 16 03 11 - FRB1 RND 057 05 16 03 11 - FRB1 RND 057 05 16 03 11 - FRB1 RND 057 05 16 03 11 - FRB1 RND 057 05 16 03 11 - FRB1 RND 057 05 16 03 11 - FRB1 RND 057 05 16 03 11 - FRB1 RND 057 05 16 03 11 - FRB1 RND 057 05 15 11 11 - FRB1 RND 057 05 15 11 11 - FRB1 057 05 15 11 11 - FRB1 057 05 15 11 11	•	150	
- TRB23 IND 056 05 16 06 1 - TRB23 NGT 056 05 16 06 1 - TRB23 NGT 056 05 16 06 1 - TRB25 NOT 056 05 16 07 1 - TRB25 NOT 056 05 16 07 1 - TRB2 NOT 057 05 16 07 1 - TRB1 ND 057 05 16 02 1 - TRB1 ND 057 05 16 03 1 - TRB1 NOT 057 05 16 03 1 - TRB1 NOT 057 05 16 03 1 - TRB1 NOT 057 05 16 03 1 - TRB1 NOT 057 05 16 03 1 - TRB1 NOT 057 05 16 03 1 - TRB1 NOT 057 05 16 03 1 - TRB1 NOT 057 05 16 03 1 - TRB1 NOT 057 05 15 11 1 - TRB1 NOT 057 05 15 11 1 - TRB1 NOT 047 05 15 11 1	TRB1 - 1883	150	05 16 OL 1 TAPE READER BITS & THRU 3
- TRB23 NOT 056 05 16 06 1 - TRB25 LND 056 05 16 07 1 - TRB25 NOT 056 05 16 07 1 - TRB25 NOT 056 05 16 07 1 - TRB7 NOT 057 05 16 02 1 - TRB1 LND 057 05 16 02 1 - TRB1 LND 057 05 16 03 1 - TRB1 LND 057 05 16 03 1 - TRB1 LND 057 05 16 03 1 - TRB1 LND 057 05 16 03 1 - TRB1 LND 057 05 16 03 1 - TRB1 LND 057 05 16 03 1 - TRB1 LND 057 05 16 03 1 - TRB1 NOT 057 05 15 11 1 - TRCB2 NOT 057 05 15 11 1 - TRCB2 NOT 057 05 15 11 1 - TRCB2 NOT 057 15 12 1	TR820 - TR823 IND	050	05 16 06 1 TRB20 - TRB23 INDICATOR DRIVERS
- TRB25 IND 056 05 16 06 1 - TRB25 NOT 056 05 16 07 1 - TRB25 NOT 056 05 16 07 1 - TRB2 NOT 057 05 16 07 1 - TRB7 NOT 057 05 16 02 1 - TRB1 IND 057 05 16 03 1 - TRB11 NOT 057 05 16 03 1 - TRB11 NOT 057 05 16 03 1 - TRB11 NOT 057 05 16 03 1 - TRB11 NOT 057 05 16 03 1 - TRB11 NOT 057 05 16 03 1 - TRB11 NOT 057 05 16 03 1 - TRB11 NOT 057 05 15 11 1 - TRCB2 NOT 047 05 15 11 1		058	05 16 06 1 INVERSE TRB20 - TRB23
- TRB25 IND 058 05 16 07 1 - TRB25 NOT 058 05 16 07 1 - TRB7 IND 057 05 16 07 1 - TRB7 NOT 057 05 16 02 1 - TRB1 IND 057 05 16 02 1 - TRB11 IND 057 05 16 03 1 - TRB11 NOT 057 05 16 03 1 - TRB11 NOT 057 05 16 03 1 - TRB11 NOT 057 05 16 03 1 - TRB11 NOT 057 05 16 03 1 - TRB11 NOT 057 05 16 03 1 - TRB11 NOT 057 05 15 11 1 - TRCB2 NOT 047 05 15 11 1 - TRCB2 NOT 047 05 15 11 1	•	058	05 16 06 1 TAPE READER BITS 20 TO 23
- TRB25 NOT 058 05 16 07 1 - TRB7 IND 057 05 16 07 1 - TRB7 NOT 057 05 16 02 1 - TRB11 IND 057 05 16 03 1 - TRB11 IND 057 05 16 03 1 - TRB11 NOT 057 05 16 03 1 - TRB11 NOT 057 05 16 03 1 - TRB11 NOT 057 05 16 03 1 - TRB11 O57 05 16 03 1 - TRB11 057 05 15 11 1 - TRCB2 NOT 047 05 15 11 1 - TRCBA NOT 047 05 15 12 1	•	058	16 07
- TRBZ 1MD 057 05 16 07 1 - TRBZ MOT 057 05 16 02 1 - TRBZ MOT 057 05 16 02 1 - TRBZ MOT 057 05 16 03 1 - TRBZ MOT 057 05 16 03 1 - TRBZ MOT 057 05 16 03 1 - TRBZ MOT 057 05 15 11 1 - TRCBZ NOT 047 05 15 11 1 - TRCBZ NOT 047 05 15 11 1	1	058	07 1
- TRB7 IND 057 05 16 02 1 - TRB7 NOT 057 05 16 02 1 - TRB11 IND 057 05 16 03 1 - TRB11 MOT 057 05 16 03 1 - TRB11 O57 05 16 03 1 - TRB11 057 05 16 03 1 IA 2A 047 05 15 11 1 IA-6A 047 05 15 12 1	TRB24 - TRB25	058	05 16 07 1 TAPE READER BITS 24 AND 25
- TRB7 NOT 057 05 16 02 1 - TRB11 IND 057 05 16 02 1 - TRB11 IND 057 05 16 03 1 - TRB11 057 05 16 03 1 - TRB11 057 05 16 03 1 IA 2A 047 05 15 11 1 IA-6A 047 05 15 11 1	TR84 - TR87 IND	057	16 02
- TRB1 IND 057 05 16 02 1 - FRB11 IND 057 05 16 03 1 - FRB11 057 05 16 03 1 - FRB11 057 05 16 03 1 1A 2A 047 05 15 11 1 A-6A 047 05 15 11 1	•	057	16 02 1
- FRB11 IND 057 05 16 03 1 - FRB11 MOF 057 05 16 03 1 - FRB11 057 05 16 03 1 1A 2A 047 05 15 11 1 A-6A 047 05 15 11 1	•	150	05 16 02 1 TAPE READER BITS 4 TO 7
- FRB11 MOF 057 05 16 03 1 - FRB11 057 05 16 03 1 IA 2A 047 05 15 11 1 FROW DRIVE TRCBZ NOT 047 05 15 11 1 IA-6A 047 05 15 12 1	- FRB11	750	16 03
7xB11 057 05 16 03 1 2A 047 05 15 11 1 7xCB2 NOT 047 05 15 11 1 -6A 047 05 15 12 1	- TAB11	057	03 I INVERSE TRB8
ZA 047 05 15 11 1 FROM DRIVE TRCBZ NOT 047 05 15 11 1 -64		150	05 16 03 1 TAPE READER BITS 8 TO 11
RCBZ NOT 047 05 15 11 1 047 05 15 12 1		240	
047 05 15 12 1		740	05 15 11 1 INVESE TACB1 TACB2
PROM UNIVERSITY A	TAC83A-6A	4	OS 15 12 1 TAPE READER CHARACTER COUNTER BITS 3 THRU FROM DRIVE SOURCE A

Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
TRC83 TRC86 NOT	1 047	US 15 12 1 INVERSE TRCB3 THRU TRCB6
TRCB 74-9A	440	OS 15 13 I TAPE READER CMARACTER COUNTER BITS 7 THRU 9 From Drive Source a
TREB7 TREB9 NOT	1 041	OS 15 13 1 INVERSE TRCB7 THRU TRCB 9
TRCH IA NOT	048	05 14 02 1 INVERSE TRCH 1A
TRCH 1A	048	05 14 02 1 TAPE READER CHANNEL I FROM DRIVE SOURCE A
TRCH 2A NOT	8+0	05 14 02 1 INVERSE TRCH 2A
TRCH 2A	840	05 14 02 1 TAPE READER CHANNEL 2 FROM DRIVE SOURCE A
TRCH 3A-4A NOT	048	05 14 03 1 INVERSE TRCH 3A-4A
FACH 3A-4A	048	05 14 03 1 TAPE READER CHANNELS 3 AND 4 FROM DRIVE SOURCE /
TRCM SA-6A NOT	840	05 14 04 1 INVERSE TRCH 5A-6A
TRCM SA-6A	048	05 14 04 1 TAPE READER CHANNELS 5 AND 6 FROM DRIVE SOURCE /
TRCLA	040	05 15 19 1 TAPE READER CLFAR AND ADD
TRCP1 2 ERROR NOT	940	OS 15 O6 1 TAPE READER CLOCK PULSES 1 AND 2 ERROR LEVEL INVERSED
TACP1 A	940	OS 15 04 1 TAPE KEADER CLOCK PULSE 1 FROM DRIVE SOURCE A
TRCP1 NOT A	940	OS 15 04 I INVERSE TAPE READER CLOCK PULSE 1 A
TRCP2 A	940	OS 15 04 1 TAPE READER CLOCK PULSE I FROM DRIVE SOURCE A
TACP2 NOT A	940	05 15 04 1 INVERSE TAPE READER CLOCK PULSE 2 A
TREPS 4 FRROR NOT	940	05 15 C6 1 TAPE READER CLOCK PULSES 3 AND 4 ERROR LEVEL INVERSED

ALD and/or Figure 10-4 LN Number and Symbol Definition	05 15 05 1 TAPE READER CLOCK PULSE 3 FROM DRIVE SOURCE A	OS 15 OS 1 INVERSE TRCP3 A	05 15 05 1 TAPE READER CLOCK PULSE 4 FROM DRIVE SQURCE A	US 15 05 1 INVERSE TRCP4 A	OS 15 OT 1 TAPE READER CLOCK PULSE ERROR DELAY	05 02 05 1 TAPE READER CLOCK PULSE EARDR INDICATOR DRIVER	OS 15 OT 1 INVERSE TRCP ERR	OS 15 OT 1 TAPE READER CLOCK PULSE ERRUR	OS 15 03 1 TAPE READER CLOCK PULSE GENERATOR	OS 14 09 1 INVERSE TRDA	05 14 09 1 TAPE READER DATA PARITY BIT	OS 15 20 1 TAPE READER DATA RESET	05 16 15 1 TAPE READER DATA MODULES O AND 1 INDICATOR DRIVER	OS 16 15 1 TAPE READER DATA MONULES O AND 1 INDICATOR DRIVERS	OS 16 15 1 TAPE READER DATA MODULES O AND 1	OS 16 15 1 TAPE READER DATA MOGULES O AND 1	05 16 12 1 TRDS1 - TRDS4 INDICATOR DRIVERS	05 16 12 1 INVERSE TRDS1 - TRDS4	OS 16 12 1 TAPE READER DATA SECTUR BITS 1 THRU 4	05 14 10 1 INVERSE TRIA PB
Figure 10-28 Sheet Number	9+0	940	90	940	940	940	940	940	940	090	090	640	053		053	ş	055	\$50	055	090
Symbol	IRCP3 A	TRCP'S NOT A	TRCP4 A	TRCP4 HOT A	TRCP ERR DLY	TRCP ERR IND	TRCP EAR NOT	TRCP EAR	TRCP GEN	TRDA PB NOT	TROA PB	TRDA RST	TROMD 1 IND	INDMI LUD	TADMO 1	TEDMO I	12051 - 12054 IND	TRDS1 - TRDS4 NOT	TROS1 - T2054	TREA PS NOT

TRIA PB	Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
054 05 15 20 1 TAPE READER INSTRUCTION 054 10.19 1 TAPE READER INSTRUCTION 1NUICATOR DRIVERS 054 05 16.19 1 TAPE READER INSTRUCTION 054 05 16.16 1 TAPE READER INSTRUCTION 1NOICATOR DRIVERS 054 05 16.16 1 TAPE READER INSTRUCTION 1NOICATOR DRIVERS 05 16.16 1 INVERSE TRISI THRU 4 05 16.16 1 INVERSE TRISI THRU 4 05 16.16 1 INVERSE TRISI THRU 4 05 16.16 1 TAPE READER INSTRUCTION 05 16.08 1 TROAL - TROA4 INVERSED 05 05 16.09 1 TROA5 - TROA7 INDICATOR 1 05 05 16.09 1 TROA5 - TROA7 INDICATOR 05 05 16.09 1 TAPE READER OPERAND ADDR 05 05 16.09 1 TAPE READER OPERAND ADDR 05 05 16.09 1 TAPE READER OPERAND ADDR 05 05 16.09 1 TAPE READER OPERAND ADDR 05 16.09 1 TAPE READER OPERAND ADDR	TRIA PB	090	OS 14 10 1 TAPE READER INSTRUCTION AUDRESS PARITY SIT
054 05 16 19 1 TAPE READER INSTRUCTION INUICATOR DRIVERS 054 05 16 19 1 TAPE READER INSTRUCTION DRIVERS 054 05 16 16 1 TAPE READER INSTRUCTION INDICATOR DRIVERS 054 05 16 16 1 TAPE READER INSTRUCTION INDICATOR DRIVERS 054 05 16 16 1 INVERSE TRISI THRU 4 054 05 16 16 1 INVERSE TRISI THRU 4 054 05 16 16 1 TAPE READER INSTRUCTION 052 05 16 08 1 TROAL - TROA4 INVERSED 052 05 16 09 1 TROAS - TROA7 INDICATOR 052 05 16 09 1 TROAS - TROA7 INDICATOR 052 05 16 09 1 TROAS - TROA7 INDICATOR 052 05 16 09 1 TROAS - TROA7 INDICATOR 052 05 16 09 1 TROAS - TROA7 INDICATOR 053 05 16 10 1 TROAS - TROA9 INDICATOR 054 055 16 10 1 TROAS - TROA9 INDICATOR	TRIA RST	640	
054 05 16 19 1 TAFE READER INSTRUCTION INSTRUCTION ADDRESS 05 16 16 1 TAPE READER INSTRUCTION INDICATOR DRIVERS 05 16 16 1 TAPE READER INSTRUCTION INDICATOR DRIVERS 05 16 16 1 TAPE READER INSTRUCTION 05 16 16 1 TAPE READER INSTRUCTION 05 16 16 1 TAPE READER INSTRUCTION 05 16 08 1 TAPE READER INSTRUCTION 05 16 08 1 TAPE READER OPERAND ADDR 05 05 16 09 1 TAPE READER OPERAND ADDR 05 05 16 09 1 TAPE READER OPERAND ACOR 05 05 16 09 1 TAPE READER OPERAND ACOR 05 05 16 09 1 TAPE READER OPERAND ACOR 05 05 16 09 1 TAPE READER OPERAND ACOR 05 05 16 09 1 TAPE READER OPERAND ACOR 05 05 16 09 1 TAPE READER OPERAND ACOR 05 05 16 10 1 TAPE READER OPERAND ACOR 05 05 16 10 1 TAPE READER OPERAND ACOR 05 16 10 1 TAPE READER OPERAND ACOR 05 16 10 1 TAPE READER OPERAND ACOR	TRIMO 1 IA IND	450	I TAPE READER I DRIVERS
054 05 16 16 1 TAPE READER INSTRUCTION 1NOICATOR DRIVERS 05 16 15 1 TAPE READER INSTRUCTION 1NOICATOR DRIVERS 05 16 16 1 1 INVERSE TRISI THRU 4 05 16 16 1 1 INVERSE TRISI THRU 4 05 16 16 1 1 TAPE READER INSTRUCTION 05 16 08 1 TAPE READER INSTRUCTION 05 16 08 1 TAPE READER INSTRUCTION 05 16 08 1 TAPE READER OPERAND ADOR 05 16 09 1 TAPE READER OPERAND ADOR 05 16 09 1 TAPE READER OPERAND ACOR 05 16 09 1 TAPE READER OPERAND ACOR 05 16 09 1 TAPE READER OPERAND ACOR 05 16 09 1 TAPE READER OPERAND ACOR 05 16 09 1 TAPE READER OPERAND ACOR 05 16 10 1 TAPE ACOR 05 16 10 1 TAPE ACOR 05 16	IRINO L IA	950	05 16 19 1 TAFE READER INSTRUCTION MODULES O AND 1 INSTRUCTION ADDRESS
IND OS 16 16 1 TAPE READER INSTRUCTION INDICATOR DRIVERS NOT OS 16 16 1 INVERSE TRISI THRU 4 OS 16 16 1 INVERSE TRISI THRU 4 OS 16 16 1 IAPE READER INSTRUCTION OS 16 16 1 IAPE READER INSTRUCTION OS 16 08 1 TAPE READER INSTRUCTION NOT OS 16 08 1 TAPE READER INSTRUCTION OS 16 08 1 TAPE READER OPERAND ADOR IND OS 16 09 1 TAPE READER OPERAND ACOR IND OS 16 09 1 TAPE READER OPERAND ACOR IND OS 16 09 1 TAPE READER OPERAND ACOR IND OS 16 09 1 TAPE READER OPERAND ACOR IND OS 16 09 1 TAPE READER OPERAND ACOR IND OS 16 09 1 TAPE READER OPERAND ACOR IND OS 16 09 1 TAPE READER OPERAND ACOR IND OS 16 10 1 TROAS - TROA9 INDICATOR	TRISI THAU 4 IND	054	OS 16 16 1 TAPE READER INSTRUCTION SECTOR 1 THRU 4 INDICATOR
NOT 054 05 15 16 1 INVERSE TRISI THRU 4 NOT 054 05 16 16 1 INVERSE TRISI THRU 4 NS 16 16 1 I TAPE READER INSTRUCTION NS 16 16 1 TAPE READER INSTRUCTION NS 16 08 1 TROAL - TROA4 INVERSED NOT 052 05 16 08 1 TROAL - TROA4 INVERSED NOT 052 05 16 09 1 TROA5 - TROA7 INDICATOR NOT 052 05 16 09 1 INVERSE TROA5 - TROA7 IND 052 05 16 09 1 INVERSE TROA5 - TROA7 IND 052 05 16 09 1 INVERSE TROA5 - TROA7 IND 052 05 16 09 1 TAPE READER OPERAND ACOR IND 052 05 16 10 1 TROA8 - TROA9 INDICATOR NOT 052 05 16 10 1 TROA8 - TROA9 INDICATOR	TRISI THRU 4 IND		OS 16 15 1 TAPE READER INSTRUCTION SECTOR 1 THRU 4
NOF O5 16 16 1 INVERSE TRISI THRU 4	TRISL THRU 4 NOT	054	05 15 16 1 INVERSE TRISI THRU 4
IND 052 05 16 16 1 TAPE READER INSTRUCTION IND 052 05 16 08 1 TROAL - TROA TINICATOR IND 052 05 16 08 1 TROAL - TROA TINICATOR IND 052 05 16 08 1 TROAL - TROA TINICATOR IND 052 05 16 09 1 TROAS - TROAT TINICATOR IND 052 05 16 09 1 TAPE READER OPERAND ADOR IND 052 05 16 09 1 TAPE READER OPERAND ACOR IND 052 05 16 10 1 TAPE READER OPERAND ACOR IND 052 05 16 10 1 TAPE READER OPERAND ACOR IND 052 05 16 10 1 TAPE READER OPERAND ACOR IND 052 05 16 10 1 TAPE READER OPERAND ACOR IND 052 05 16 10 1 TAPERSED TROAB - TROAP	TRISI THRU 4 NOF		16 16 1 INVERSE TRISI THRU
IND 052 05 16 08 1 TROAL - TROA4 INDICATOR NOT 052 05 16 08 1 TROAL - TROA4 INVERSED 05 16 08 1 TROAL - TROA4 INVERSED NOT 052 05 16 08 1 TROAL - TROA4 INVERSED NOT 052 05 16 09 1 TROAS - TROA7 INDICATOR NOT 052 05 16 09 1 TAPE READER OPERAND ACOR IND 052 05 16 09 1 TAPE READER OPERAND ACOR NOT 052 05 16 10 1 TROAS - TROA7 INDICATOR NOT 052 05 16 10 1 TROAS - TROA9 INDICATOR NOT 052 05 16 10 1 TROAS - TROA9 - TROA9	TRISI THRU 4	**	16 16 1
IND 052 05 16 08 NOI 052 05 16 08 IND 052 05 16 08 NOI 052 05 16 09 IND 052 05 16 09 IND 052 05 16 10 NOI 052 05 16 10 NOI 052 05 16 10 NOI 052 05 16 10 NOI 052 05 16 10	TRISL THRU 4		NS 16 16 1 TAPE READER INSTRUCTION SECTOR 1 THRS 4
NOT 052 05 16 08 IND 052 05 16 08 NOT 052 05 16 09 IND 052 05 16 09 IND 052 05 16 10 NOT 052 05 16 10 NOT 052 05 16 10			90 91
IND 052 05 16 08 IND 052 05 16 09 NOT 052 05 16 09 IND 052 05 16 09 IND 052 05 16 10 NOT 052 05 16 10			1 80 91
TROAT IND 052 05 16 07 1 TROAT NOT 052 05 16 09 1 TRUAT 052 05 16 09 1 TROA9 IND 052 05 16 10 1 TROA9 NOT 052 05 16 10 1	TROAL - IROA4	052	16
TROAT NOT 052 05 16 09 1 TRUAT 052 05 16 09 1 TROA9 IND 052 05 16 10 1 TROA9 NOT 052 05 16 10 1			16 09
TRUAT 052 05 16 09 1 TROA9 IND 052 05 16 10 1 TROA9 NOT 052 05 16 10 1	TROAT		1 60 91
TROA9 IND 052 05 16 10 1 IROA9 NOT 052 05 16 10 1	TROAS - TRUAT	052	60 91
FROAP NOT 052 05 16 10 1 INVERSED TROAB	TROA9		01 91
	120A9		16 10 1 INVERSED TROAB

TROAB - TROA9 TROP1 - TROP4 IND TROP1 - TROP4 NOT TROP1 - TROP4 TROP1 - TROPE	052 055 055 060 060 057	05 16 10 05 16 11 05 16 11 05 15 20 05 15 20 05 14 08 05 14 07 05 14 07 05 14 07 05 16 01 05 16 01	1 11 11 11 11 11 11 11 11 11 11 11 11 1	TAPE READER OPERAND ADDRESS BITS 8 AND 9 TRUP1 - TROP4 INDICATOR DRIVERS INVERSE TROP1 - TROP4 TAPE READER OPERATION BITS 1 THRU 4 TAPE READER DATA RESET TRANSFER REGISTER INDICATOR IMMIBIT INVERSED OS 13 OI 1 TRANSFER REGISTER SHITCH TAPE READER SYLLABLE O PARITY BIT TAPE READER SYLLABLE I INDICATOR DRIVER INVERSE TR SYL 1 PB TAPE READER SYLLABLE 1 PARITY BIT TAPE READER SYLLABLE 1 PARITY BIT TAPE READER SYLLABLE 1 PARITY BIT TAPE READER SYLLABLE 1 PARITY BIT TAPE READER SIGN INDICATOR DRIVER INVERSE TRSIGN TAPE READER SIGN INVERSE TRSIGN
TRS NOT	600	05 07 1	1 91	INVERSE TRS
IRS	600	05 07 1	1 91	TRANSFER REGISTER SERIAL
TRSTO	190	7 11 50	1 12	TAPE READER STORE OPERATION DECODED
TASTLO 1 IND	**	05 16 19	- 4	TAPE READER SYLLABLES O AND 1 INDICATOR DRIVERS

Symbol Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
TRSVLO 1 IND	05 16 19 1 TAPE READER SYLLABLES O AMD 1
TRSVLO 1 054	OS 16 19 1 TAPE READER SYLLABLES O AND 1
IMSYLO I	05 16 19 1 TAPE READER SYLLABLES O AND 1
T D OFF 042	OS 11 OZ 1 TIME DELAY HAMMER RESTORE POWER OFF
111 008	05 07 09 1 INDICATES NO TRANSFER OPERATION
TH SENA MAY SEG 2 028	04 28 01 0 - 05 28 02 1 THISTED WIRE SENSE A MB9 SER 2
TH SEN A MBIO SEG 1 028	04 28 01 0 - US 25 02 1 THISTED WIRE SENSE A MB10 SEG 1
TH SEN A MBIO SEG 2 028	04 28 01 0 - 05 28 02 1 THISTED WIRE SENSE A MB10 SEG 2
TH SEN A MBIL SLS2 028	04 29 01 0 - 05 28 02 1 THISTED WIRE SENSE A MBII SEG 2
TH SEN A MBII SEG 1 028	04 29 01 0 - 05 28 02 1 THISTED WINE SENSE A MBII SEG 1
TH SEN A MB12 SEG 1 028	04 28 UI O - 05 28 OZ 1 TWISTED WIRE SENSE A MB12 SEG 1
TH SEN A MB12 SEG 2 028	04 28 01 0 - 05 28 02 1 THISTED WIRE SENSE A MBIZ SEG 2
TH SEN A MAIS SEG I 028	04 28 01 0 - 05 28 02 1 THISTED WINE SENSE A MB12 SEG 1
TH SEN A MB13 SEG 2 028	04 28 01 0 - 05 28 G2 I TWISTED WIRE SENSE A MB13 SEG 2
TH SEN A MB1 SEG 1 028	94 28 91 0 - 05 28 01 I THISTED WIRE SENSE A MD1 SEG 1
TM SEN A MB1 SEG 2 028	04 24 01 0 - 05 28 01 1 THISTED WIRE SENSE A MAI SEG 2
TH SEN A MBZ SEG 1 028	04 28 01 0 - 05 28 01 I THISTED WIRE SENSE A MBZ SEG 1
TW SEN A MB2 SEG 2 028	04 28 01 0 - 05 28 01 1 THISTED WINE SENSE A MBZ SFG 2
TH. SEN A MB3 SEG 1 028	04 28 01 0 - 05 28 01 1 THISTED WIRE SENSE A MUS SEG 1
TH SEN A MB3 SEG 2 028	04 28 01 0 - 05 28 01 1 TMISTED WIRE SENSE A SEGMENT 2

													•	•						
	-																	•		
	=															•				•
	ē	~	-	~	. 🕶	~	~	~	~	-	-	~	-	~		~		N	_	~
	SEGMENT	SEG	SEG	SEG	SEG	SEG	SEG	SéG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEC	SEG	SEG
	×	S	S	2	S	Š	S	S	3	S	S		Š							
	401	401	185	MB5	MB6	901	M87	MB.	188	M 00	40 A	FB9	PAR	PAR	NB 10	MB10	HB11	KEII	MB12	HB12
ட	I	×	Ī	E	X	ž	Ï	X	¥	ä	Ĭ	ī	2	2	ž	X	Z	E	Ĭ	
þe.	<	•	◀	•	◀	4	•	<	•	•	<	<	◀	◀	•	40	•	•	•	۵
Œ	SE	ŠE	SE	ŠĒ	3	Ä	Se	S.	Š	SE	S.	Ä	SE	Ē	S	SE	36	Š	Š	M
ž	SERSE	SENSE	SENSE	SFNSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE	SENSE
z ő																				
L iii	HIRE	VIRE	WIRE	HIRE	HIRE	WIRE	WIRE	WIRE	WIRE	WIRE	WIRE	HIRE	HIRE	WIRE	WIRE	MIRE	WIRE	HIRE	WIRE	VIRE
4 ii	=	7	I	=	=	3	=	3	3	3	Z	=	3	=	3	I	3	E	I	5
6 E		a												2						
5 <u>-</u>	THISTED	THISTED	TWISTED	TWISTED	THISTED	THISTED	TWISTED	TWISTED	THIS:E0	TWISTED	TWISTED	TWISTED	THISTED	TWISTED	TWISTED	TAISTED	THISTED	TUISTED	THISTED	THISTED
on of	=======================================	5	5	=======================================	2	2	5	2	i s	13	2	=	=	=	=======================================	=======================================	51	2	2	2
Fi	=	=	=	=	=	=	=	=	F	=	Ē	=	=	=	£	=	Ξ	=	=	=
r LS	-	~	~	, -	-	-	-	-	-	-	~	-	~	-	-	-	-	-	-	-
ALD and/or Figure 10-4 LN Number and Symbol Definition	10	5	5	70	10	0	20	20	02	05	0	05	6	07	5	6	5	š	5	5
anc.	28	28	28	88	92	82	28	28	28	28	28	24	61	28	28	28	28	28	28	28
Ä																				
Ţ.	0.5	05	0.5	0.5	0.5	Š.	90	0.5	03	0.5	05	0.5	0.5	05	0.5	0.5	05	0.5	00	0
4	1	•	•	•	ě			•	•	•	•	•	•	ļ	•	•	•	•	•	1
	0	0	0	0	0	0	0	•	0	0	0	0	0	0	0	0	0	0	0	0
	10	70	5	10	50	6	70	10	5	10	70	10	10	10	05	05	02	05	05	02
	28	78	28	28	28	28	28	28	28	28	82	28	28	58	88	28	82	82	28	28
	40	4	*	*	3	3	5	8	40	5	8	5	3	3	40	3	3	3	3	5
83 er												•								
Figure 10-28 Sheet Number											•									
Tigging 1	•	-	_	-			_		•	•						_	_	_		_
r re	028	028	920	920	028	970	028	028	028	028	020	028	028	970	970	970	028	970	028	028
igu e e	_	_	_	_	_		_		_	_		_	_,		_	_	_	_	_	
S. S.				•									•		-	~		~	-	~
	-	~		~	1=	~	~	~	N	-	-	7	-	8	9	بد	2	9	9	
	EG	Ģ	SEG	S E	Ş	92	SEG	Ů	E62	9	Ş	9	. 4	Ů,	SE		SE	S	SE	SEG
	S	S	N	S	S	W		š	3	S	Se	SE	S	<u>~</u>	0	0	-	-	N	N
	ě	ě	MB 5	E 30	186	9	9	H07	100	8	8	H 69	PAR	PAR	0101	\$ 018H	1194	1191	2194	MD12
Symbol	TH SEN A MB4	SEN A MB4	4	T	4	SEN A MB6 SE	A #87	¥	< <	*	A: #89	×	_	< <		•	•	•		•
Уm	7	7	- -	7	7	7	7					. 7	7	7	-	7		2	-	
Ω.	Ë	SE	SEN	SEN	SEN	SE	SEN	SEN	TH SEN	TH SEN	SEN	SEN	SEN A	SEN	SEN	SEN	SEN	SEN	SEN	SEN
•	3	3	3	3	3	3	3	3	3	3	2	2	3	2	3	2	2	2	2	2
		-	-	h-	-	Ē	-	-	-	-	-	-	>	-	-	-	-	-	-	

ALD and/or Figure 10-4 LN Number and Symbol Definition	04 28 02 0 - 05 28 04 1 TWISTED WIRE SENSE B ME13 SEG 1	04 28 02 0 - 05 28 04 1 THISTED WIRE SENSE B MB13 SEG 2	04 28 02 0 - 05 28 03 1 TWISTED WIRE SENSE B MD1 SEG 1	04 28 02 0 - 35 28 63 1 THISTED WIRE SENSE B MS1 SEG 2	04 28 62 0 - 05 28 63 1 THISTED WINE SENSE B HB2 SEG 1	04 26 02 0 - 05 28 03 1 THISTED WIRE SENSE B MD2 SEG 2	04 28 02 0 - 05 28 03 1 THISTED WIRE SENSE B MB3 SEG 1	04 28 02 0 - 05 28 03 1 THISTED WINE SENSE B MB3 SEG 2	04 28 92 0 - C5 28 03 1 THISTED WIRE SENSE B MB4 SEG 1	04 28 02 0 - 05 28 03 1 THISTED WIRE SEMSE 8 MR4 SEG 2	04 28 02 0 - 05 28 03 1 THISTED WIRE SENSE 8 MBS SEG 1	04 28 02 0 - 05 28 C3 1 THISTED WIRE SENSE B MBS SEG 2	04 28 02 0 - 05 28 03 1 THISTED WIRE SENSE & MB6 SEG 1	04 28 02 0 - 05 28 03 1 THISTED WIRE SENSE B MB6 SEG 2	14 28.62 0 - 05 28 04 1 THISTED WIRE SENSE B MBT SEG 1	04 28 02 0 - 05 28 04 1 THISTED WIRE SENSE 8 MB7 SEG 2	04 28 02 0 - 05 28 04 1 TJISTED WIRE SENSE 8 MR8 SEG 1	04 28 02 0 - 05 28 04 1 TWISTED WIRE SENSE B MB8 SEG 2	04 28 02 0 - 05 28 04 1 TWISTED WIRE SENSE B MB9 SEG 1	04 28 02 0 - 05 28 04 1 TWISTED WIRE SENSE B M89 SEG 2
Symbol Figure 10-28 Sheet Number	TH SEN B MB13 SEG 1 028	TH SEN B MB13 SEG 2 028	TH SEN B MB1 SEG 1 028	TH SEN 8 MB1 SEG 2 028	TH SEN 8 MB2 SEG 1 028	TH SEN B MRZ SEG 2 028	TH SEN B MB3 SEG 1 029	TH SEN B MB3 SEG 2 028	TM SEN B M84 SEG 1 028	TM SEN B M84 SEG 2 028	TM SEN B MBS SEG 1 028	TM SEN B MHS SEG 2 028	TH SEN 8 M36 SEG 1 028	TH SEN A MRG SEG 2 D28	TH SEN B MB7 SEG 1 028	TM SEN B MB7 SEG 2 028	IN SEN B MBB SEG 1 028	TH SEN B MUS SEG 2 028	TH SEN B MB9 SEG 1 028	TH SEN B KH9 SEG 2 028

SEG 1 028 04 28 02 0 SEG 2 028 04 28 02 0 008 05 07 05 11 009 05 07 11 1 008 05 07 04 1 010 05 07 04 1 037 05 09 06 1 037 05 09 06 1 037 05 09 06 1 1NSTRUCTION A B 049 05 15 19 1 T MT 037 05 05 05 15 1 024 05 05 15 1 024 05 05 15 1 024 05 05 15 1 025 05 05 15 1 026 05 05 15 1	Symbol	Figure 10-28 Sheet Number	ALD and/or Figure 10-4 LN Number and Symbol Definition
B PAR SEG 2 028 04 28 02 0 008 05 07 05 1 008 05 07 11 11 008 05 07 11 11 008 05 07 04 11 009 05 07 04 11 009 05 07 04 11 009 05 07 04 11 009 05 07 04 11 009 05 07 04 11 009 05 07 04 11 009 05 07 04 11 009 05 07 04 11 009 05 07 07 07 07 07 07 07 07 07 07 07 07 07	•	028	28 02 0 - 05 28 34 1
CADY	Œ	920	28 02 0 - 05 28 04
FADY 0.27 0.5 0.9 0.7 1 1	*	800	OT 05 I TRANSFER X
008 05 07 11 1 1 008 05 07 08 1 1 1 1 010 05 07 08 1 1 1 1 010 05 07 04 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	TYPA READY	100	09 07 1 TYPERWRITER
CH	7	800	OT 11 1 TRANSFER V
CH 037 05 07 04 1 SPECIFI (FT MAG 037 05 09 05 1 UPPER C (FT MAG 037 05 09 06 1 UPPER C (FT MT 037 05 09 06 1 UPPER C (MSTRUCTION COUNTE (MST	1.2	800	07 08
O37 O5 O9 O5 1 UPPER C O37 O5 O9 O6 1 UPPER C O10 O5 O7 O4 1 SPECIFI INSTRUCTION COUNTE OPERATION O24 O5 O5 15 19 1 VERIFY O24 O5 O5 15 1 WRITE G O24 O5 O5 19 1 WRITE G O25 O5 O5 19 1 WRITE G O26 O5 O5 19 1 WRITE G O27 O5 O5 19 1 WRITE G O27 O5 O5 19 1 WRITE G O27 O5 O5 19 1 WRITE G	UACCU	010	07 04 1
O37 O5 O9 O6 1 UPPER C O10 O5 O7 O4 1 SPECIFI INSTRUCTION COUNTE OPERATION O24 O5 O5 15 19 1 VERIFY T MT O37 O5 O9 O7 1 DEGATE O24 O5 O5 15 1 WAITE G O24 O5 O5 19 1 WRITE G O24 O5 O5 19 1 WRITE G O24 O5 O5 19 1 WRITE G O24 O5 O5 19 1 WRITE G	UC LATCH	037	09 05 1 UPPER CASE
O10	UC SHIFT MAG	760	09 06 1 UPPER CASE
O 0 0 0 0 1 SPECIFIED INSTRUCTION COUNTE OPERATION A B 0 049 05 15 19 1 VERIFY T MT 037 05 09 07 1 DEGATE 024 05 05 15 1 MAITE G 024 05 05 19 1 MRITE G 024 05 05 19 1 MRITE G 024 05 05 19 1 MRITE G 024 05 05 19 1 MRITE G	UC SHIFT NT	037	09 06 I UPPER CASE
A B 049 05 15 19 1 VERIFY T MT 037 05 09 07 1 DEGATE 024 05 05 15 1 WAITE G 05 27 01 1 WRITE G 05 05 19 1 WRITE G 05 05 05 19 1 WRITE G 05 05 05 19 1 WRITE G	UTR	010	1 SPECIFIE ON COUNTER
T MT 037 05 09 07 1 DEGATE 024 05 05 15 1 WAITE 6 05 27 01 1 WAITE 6 024 05 05 19 1 WAITE 6 05 27 02 1 WAITE 6 05 27 02 1 WAITE 6 05 05 15 1 INVERSE 024 05 05 19 1 INVERSE	VER UNLY IND A B	640	1 61 51
024 05 05 15 1 MAITE GATE MEMORY 024 05 05 19 1 MAITE GATE B 024 05 27 02 1 MAITE GATE BEMORY 024 05 05 19 1 INVERSE WR GATE B 024 05 05 19 1 INVERSE WR GATE B		750	1 10 60
024 05 05 19 1 MRITE GATE MEMORY 024 05 05 19 1 MRITE GATE B 05 27 02 1 MRITE GATE MEMORY 024 05 05 15 1 INVERSE WR GATE B	KR GATE A	024	OS 15 1 MAITE GATE MEMORY
024 05 05 19 1 MRITE GATE B 05 27 02 1 MRITE GATE MEMORY 024 05 05 15 1 INVERSE WR GATE B 024 05 05 19 1 INVERSE WR GATE B	NR GATE A		27 OL L MRITE GATE MEMORY
05 27 02 1 WRITE GATE MEMORY 024 05 05 15 1 INVERSE WR GATE B	M GATE B	024	05 19 1 WRITE GATE
024 05 05 15 1 INVERSE WR GATE 024 05 05 19 1 INVERSE WR GATE	WR GATE B		27 02 1 WRITE GATE MEMORY
024 05 05 19 1 INVERSE WR GATE	WR GATE NOT A	. +20	OS 15 1 INVERSE UR GATE
	NR CATE NOT B	024	05 19

ALD and/or Figure 10-4 LN Number and Symbol Definition	OS 27 OI 1 URITE SYLLABLE I READ SYLLABLE O GATE MEMORY A	05 27 02 1 HRITE SYLLABLE I READ SYLLABLE O GATE MEMORY B	05 05 06 1 CLOCK PULSE W ANDED WITH BIT GATE LATCH A ZERO	05 05 06 1 CLGCK PULSE W ANDED WITH BIT GATE LATCH A ONE	05 04 02 1 CLUCK W FROM EXTERNAL SOURCE DELAYED CW	04 04 CI 0 - 05 04 OI I GLOCK PULSE H EXTERNAL SOURCE	05 10 06 1 x AND Y COUNTER RFSET	05 10 06 1 x CGUNTER EQUAL TO ZERO	05 10 06 1 x COUNTER NOT ZERO	05 26 07 1 - 04 26 03 0 EIGHTS X C THRU 7 DRIVES MEMORY B	05 26 07 1 - 04 26 03 0 EIGHTS X 0 THRU 7 RETURNS MEMORY B	05 26 03 1 - 04 26 01 0 X EIGHTS 0 THRU 7 DRIVES MEMBRY A	05 26 03 1 - 04 26 01 0 X EIGHTS 0 THRU 7 RETURNS MEMORY A	05 26 06 1 - 04 26 03 0 UNITS X 0 THRU 7 DRIVES MEMORY B	05 26 06 1 - 04 26 03 0 UNITS X 0 THRU 7 RETURNS MEMORY B	05 26 02 1 - 04 26 01 0 X UNIIS U THRU 7 DRIVES MEMORY A	05 26 02 1 - 04 26 01 0 x UNITS 0 THRU 7 RETURNS MEMBRY A	05 10 06 1 Y COUNTER NOT ZERG	05 26 01 1 Y DRIVE MEMORY A	05 26 01 1 Y DRIVE MEMORY B
Figure 10-28 Sheet Number	026	970	500	500	\$00	\$00	039	039	039	030	030	620	029	030	030	029	029	039	720	027
Symbol Fit	WR SYLI RD SYLO GIA	KR SVLI RD SYLO GTB	W A NOT	4	M DLY	H OR CM	X AND Y COUNT RESET	X COUMT O	X COUNT NT 0	X EIGHTS O-7 DR B	X EIGHTS 0-7 RET B	X EIGHTS 0 - 7 DR, A	X EIGHTS 0 - 7 RT A	X UNITS 0-7 DR B	X UNITS 0-7 RET B	X UNITS 0 TO 7 OR A	X UNITS 0 TO 7 RT A	Y COUNT NT O	Y DRIVE A	Y DAIVE 8

ALD and/or Figure 10-4 LN Number and Symbol Definition	26 05 1 - 04 26 UZ O EIGHTS Y DRIVES O THRU 7 HEMORY A	26 09 1 - C4 26 04 0 EIGHTS Y 0 THRU 7 DRIVES MEMORY 8	26 05 1 - 04 26 02 0 EIGHTS 0 THRU 7 Y RETURNS HEMORY A	26 09 1 - 04 26 04 0 EIGHTS Y 0 THRU 7 RETURNS MEMORY B	09 OI 1 CARRIAGE OPERATION TYPERWRITER FEEDBACK	09 OI 1 CARRIAGE RETURN INDEX TYPERWRITER FEEDBACK	09 OI 1 TAB INTERLOCK TYPERWRITER FEEDBACK	09 OI 1 END OF LINE INTERLOCK TYPERWRITER FEEDBACK	09 OI O END OF LINE TYPERWRITER	09 OI 1 TAB INTERLOCK	26 04 1 - 04 26 02 0 Y UNITS O THRU 7 DRIVES MEMORY A	26 04 1 UNITS Y 0-7 DRIVES MEMORY A	26 08 1 - 04 26 04 0 UNITS Y 0 THRU 7 DRIVES MEMDRY B	26 08 1 - 04 26 04 0 UNITS Y 0 THRU 7 RETURNS MEMDRY B	26 04 1 - 04 26 02 0 Y UNITS O THRU 7 RETURNS MEMORY A	09 01 0 - 05 09 10 1 PRINT FEEDBACK	O7 O2 L ZERO INVERSE LEVEL
Figure 10-28 Sheet Number	029 05	030 050	029 05	030 05	038 04	038 04	038 04	038 04	038 04	038 04	029 05	90	030 05	030 05	1 029 05	038 04	010 05
Symbol	Y EIGHTS 0-7 DR A	Y EIGHTS 0-7 FR B	Y EIGHTS 0-7 RET A	Y EIGHTS 0-7 RET B	Y 1A	4 3B	Y 3C	Y)E	Y)F	Y 1Y	Y UNITS 0-7 DR A	Y UNITS 0-7 DR A	Y UNITS 0-7 DR B	Y UNITS 0-7 RET B	Y UNITS O TO 7 RT A	Y 2	ZER NOT

INDEX

A		D (cont)	
Accumulator register Addition, subtraction, reverse subtraction, and clear and add logic description	2-67	Data selection	2-75 2-75 2-73 2-84
Address buffer register Address register Adjustment	2-87 2-57	Decoder	2-93 2-109
logic	7-2 7-2 7-2	display register E	2-111
Air vents	6-1 2-67 2-64	Edge connector lists Error storage	10-10 7-3
A/S circuit	2-65 10-10 5-1	F	
Automated logic diagrams Asynchronous timer	10-9 2-93	Functional organization	2-10
В		-	
Basic construction Bit gate generator	1-2 2-8	Gate assemblies, mechanical features	1-3
C		н	
Calibration		HOP saver register	2-59
frequency	7-1 7-1	I	
Central processor checks Circuit card location charts	7-3 10-10	Input serializer	2-111
Clock generator	2-8	after shipment	5-1
Controls and indicators	3-2	Installation procedure	5-1
Control panels	1-17	Instruction address display register	2-89
fundamentals	2-20	Instruction counter	2-61
Crimped connection		Instruction display register	2-89
quality	9-20 9-18	Instruction organization Instruction word syllable	2-19
Crimping tools	9-18	control logic	2-59
Data and instruction		printer	3-1 3-1 3-2
module registers	2-59	L	J -
sector registers	2-58	T.	
Data display checks	7-3	Logic checks and	
Data display shift		adjustment	7-2
register	2-89	Logic symbols	1-2

INDEX (cont)

M	R
Maintenance, preventive 6-1	Reference designations 1-2
plotter assembly 6-3	Related manuals 1-2
power supplies (Trygon) 6-7	Repair techniques 9-1
PTC general 6-2 6-2	Replaceable assemblies
tape reader assembly 6-4	and parts 9-1
tape spooler assembly 6-6	F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 11111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 11111 F 11111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F 1111 F
Memory address decoders 2-47	S
Memory addressing 2-45	<u>-</u>
Memory loader checks 7-3	Second level logic
Memory modules 2-34	diagrams 10-3
Memory module selection 2-39	Sector-syllable-module
Memory parity check 2-55	buffer register2-87
Mode selection circuits2-80	Sector-syllable-module
22000 202000000000000000000000000000000	display register2-87
p	Self test program tests
	Serial parity error
Parity bit indicators 2-89	detector 2-82
Parity checking 2-95, 2-107	Shift logic description2-67
Part symbols 1-2	SMS card receptacles 1-14
Phase generator 2-10	SMS card repair9-25
Power checks and	SMS card replacement9-24
adjustments	SMS logic cards 1-12
Power supplies 1-17	Soldered connections9-20
Preparations	Special tools 4-1
for shipment 5-1	Start-stop control2-68
for storage 5-1	Syllable selection2-40
for use 5-1	Sync control circuit 2-10
Preventive maintenance 6-1	by no control careate 11111111111111111111111111111111111
plotter assembly 6-3	T
power supplies (Trygon) 6-7	• · · · · · · · · · · · · · · · · · · ·
PTC general 6-2	Tape reader control 2-71, 7-2
tape reader assembly 6-4	Tape reader register 2-81
tape spooler assembly 6-6	Tape reader register
Print controls 2-107	loading2-71
Printed conductor	Tape reader register
repair 9-27	parity detector2-81
Printer timing checks	Tape reader serializer 2-81
Procedures	Tape reader timing and
assembly 5-1	control circuits 2-76
inspection	Test equipment 4-1
installation 5-1	Timing checks and
preparation for shipment 5-1	adjustments 7-2
preparation for storage 5-1	Timing organization 2-18
preparation for use 5-1	Tools 4-1
Processor interrupts 2-69	Transfer control circuit2-86
Program control 2-93	Transfer register2-55
Program control mode	Trouble isolation 8-1
register 2-112	Trouble shooting SMS
PTC timing checks 7-2	cards 8-3
Pushbutton switch	Twelve-state
nomonolatura 3_94	country 2.42

INDEX (cont)

T (cont)	V
Twenty-six bit	Voltage distribution
parallel register 2-91 Type cycle timing 2-102	assemblies 1-13, 1-15
Typewriter character	w
coding 2-99 Typewriter control	Word organization 2-18
functions 2-106	Wrapped connections 9-14 Wrapping 9-15
Typewriter logic 2-97	Wrapped connection
U	quality 9-18
Unpacking 5-1	x
Unwrapping 9-17	XOR logic description 2-67

COMMENT SHEET

Your comments will help improve the publication. Please comment on the usefulness and readability of this publication. Suggest additions and deletions, and indicate any specific errors or omissions. The completed comment sheets should be forwarded to the following address:

Manager
Department 913
IBM Corporation
Space Guidance Center
Owego, N.Y.

Volume No.	Section No.	Page No.
Comment:		· · · · · · · · · · · · · · · · · · ·
		·
Volume No.	Section No.	Page No.
		······································
		•
		·
Signature		
Volumo No	Section No.	Page No
Volume No.		
Comment:		
		·
Audi edd	· · · · · · · · · · · · · · · · · · ·	

. :