# VLSI Implementations of Threshold Logic— A Comprehensive Survey

Valeriu Beiu*, Senior Member, IEEE*, José M. Quintana, and María J. Avedillo

*Abstract—***This paper is an in-depth review on silicon implementations of threshold logic gates that covers several decades. In this paper, we will mention early MOS threshold logic solutions and detail numerous very-large-scale integration (VLSI) implementations including capacitive (switched capacitor and floating gate with their variations), conductance/current (pseudo-nMOS and output-wired-inverters, including a plethora of solutions evolved from them), as well as many differential solutions. At the end, we will briefly mention other implementations, e.g., based on negative resistance devices and on single electron technologies.**

*Index Terms—***Integrated circuits, neural-network (NN) hardware, threshold logic, very-large-scale integration (VLSI).**

# I. INTRODUCTION

**RESEARCH** on neural networks (NNs) goes back 60 years.<br>The seminal year for the development of the "science of mind" was 1943, when the article *A Logical Calculus of the Ideas Immanent in Nervous Activity* by McCulloch and Pitts was published [31]. They introduced the first, very simplified, mathematical model of a neuron operating in an all-or-none fashion: the threshold logic gate (TLG). It computes the sign of the weighted sum of its inputs

$$
f(x_1, \dots, x_n) = \text{sgn}(w_1 x_1 + \dots + w_n x_n - \theta)
$$

$$
= \text{sgn}\left(\sum_{i=1}^n w_i x_i - \theta\right) \tag{1}
$$

with  $w_i$  being the synaptic weight associated to  $x_i, \theta$  the threshold and  $n$  the fan-in of the TLG.

It did not take very long for a hardware implementation to be developed. In fact, the *summing amplifier* from [42] precedes even [31] by submission date: May 1, 1941. It can

V. Beiu is with the School of Electrical Engineer and Computer Science, Washington State University, Pullman, WA 99164-2752 USA (e-mail: vbeiu@eecs.wsu.edu).

J. M. Quintana and M. J. Avedillo are with the Instituto de Microelectrónica de Sevilla, Centro Nacional de Microelectrónica (IMSE-CNM), Universty of Sevilla, Sevilla 41012, Spain (e-mail: josem@imse.cnm.es; avedillo@imse.cnm.es).

Digital Object Identifier 10.1109/TNN.2003.816365

be considered the first hardware implementation of a TLG. The patent details: "an electrical calculating device  $[\dots]$  for obtaining the sum of a plurality of electrical voltages" using "an electrical amplifier having a feedback.  $[\dots]$  by adjustment of the impedances connected in series with the various sources of voltage, any one or more of the sources may be, in effect, multiplied by any desired factor  $[...]$ " (see Fig. 1). In 1951, Minsky teamed with Edmonds and designed the first 40-neuron "neurocomputer," *Snark* [32]. Although it was an electromechanical implementation built of tubes, motors, and clutches, it successfully modeled the behavior of a rat searching for food in a maze. In 1957, Rosenblatt generalized the McCulloch–Pitts neuron inventing the perceptron [40]. During 1957 and 1958, Rosenblatt, together with Wightman *et al.*, constructed and successfully demonstrated the *Mark I Perceptron*. The Mark I Perceptron had 512 adjustable weights implemented as an  $8 \times 8 \times 8$  array of potentiometers. Due to the successful presentation of the Mark I Perceptron, the neurocomputing field became a subject of intensive research. Shortly afterward, Bernard Widrow, together with his students, developed another type of neural computational element: the adaptive linear element (ADALINE) [46]. They used an electrically adjustable resistor called a *memistor*. Widrow also founded the first neurocomputer hardware company, Memistor Corporation, which produced neurocomputers during the early to mid 1960s. More details can be found in Nilsson's book *Learning Machines* [37]. The neurocomputer industry was born.

The general belief that a neuron is a TLG that fires when some variable reaches a threshold can be questionable as to whether such a drastic simplification can be justified. For answering that, the precise four-dimensional neuron model of Hodgkin and Huxley has been used; the threshold model has been tested on a spike train generated by the Hodgkin–Huxley model with a stochastic input current. The result was that the threshold model correctly predicts nearly 90% of the spikes, which justifies the description of a neuron as a TLG [23].

In the last decade, the tremendous impetus of very-large-scale integration (VLSI) technology has made neurocomputer design a very lively research topic. Research on hardware implementations of NNs in general, and TL in particular, has recently been very active. While there is a large body of literature on hardware implementations of NNs (see, for example, [11, Part E] and the many references therein), to the knowledge of the authors there are no up-to-date review papers on hardware implementations of TL since [15], [18], [47], and [48]. Books on TL have been written some time ago [17], [28], [34], with only

Manuscript received September 15, 2002; revised May 24, 2003. The work of V. Beiu was supported in part by the Air Force Research Laboratory under Agreement F29601-02-2-0299. The U.S. Government is authorized to reproduce and distribute reprints for Governmental purposes notwithstanding any copyright notation thereon. The views and conclusions contained herein are those of the author and should not be interpreted as necessarily representing the official policies or endorsements, either expressed or implied, of the Air Force Research Laboratory or the U.S. government. The work of J. M. Quintana and M. J. Avedillo was sponsored in part by the EU under IST 2001–32358 Project "QUDOS."



Fig. 1. Summing amplifier from [42].

one recent chapter [1] and a forthcoming book [4], as exceptions. Particular TL implementations using either currents [8] or a few capacitive solutions [7], [38] are the exception rather then the rule. Also, they have covered only particular subclasses of solutions. Even more, nanoelectronics devices such as those based on single electron technology (SET) or on negative resistance devices (NRDs) have not been included [12], [33], [39]. Besides, there are many theoretical results showing that TL circuits (TLCs) are more powerful/efficient than classical Boolean circuits (BCs; see [5] and [3]). These have been another motivation to investigate various VLSI implementations.

One important aspect for NNs is their adaptive behavior, but in this in-depth review paper we will focus only on the many different approaches that have been tried for implementing TL in silicon. Effectiveness of TL as an alternative to modern VLSI design is determined by the availability, cost, and capabilities of the basic building blocks. In this sense, many interesting circuit concepts for developing standard CMOS-compatible TLGs have been explored.

As the number of different proposed solutions and fabricated chips reported in the literature is on the order of hundreds, we cannot mention each here. Instead, we will try to cover important types of architectures and present representative examples—although some readers may at times disagree with our choice. The paper is structured in four main sections, Sections II–V. Each is dedicated to a different design approach (such as in [24]). Section II covers a few CMOS solutions. Section III is dedicated to capacitive implementations, dealing both with floating gate approaches and with switched capacitor solutions. Section IV details many conductance/current implementations starting from pseudo-nMOS and the output-wired inverters. It presents many solutions that have evolved from them, as well as a large variety of differential solutions. Finally, Section V is dedicated to several other implementations, including SET and resonant tunneling device (RTD). In most cases, the various solutions discussed are sorted chronologically by order of their publication date; however, in some cases, the order would somehow be different by submission date.

To keep the paper's length reasonable, the early days of TL implementations (i.e., when the technologies were TTL, ECL,



Fig. 2. MOS implementation from (a) [16] and (b) [29].

 $I<sup>2</sup>L$ , and nMOS), although quite instructive, will not be covered here (the interested reader should consult [2]). However, it is worth mentioning here that many technologies have been proposed and investigated. The very early implementations were



Fig. 3. nMOS solution from [10].

based on magnetic cores [22], [41] or on multiple coil relay circuits [43]. Parametron circuits [13] were followed by neuristor circuits [30]. Other technologies considered have been those based on Josephson junction [20], fluidic [9], or (for very low power) charge-coupled devices [45]. The use of tunnel diodes [27] and NRDs [44] was advocated as early as 1959 [26], [14]. A few representative MOS implementations are [6] (to be detailed in Section III.B), [16] [Fig. 2(a)], [29] [Fig. 2(b)], and [10] (Fig. 3). Obviously, the evolution of integrated circuits has made it so that the enduring implementations have been those based on resistor–transistor and capacitors–transistor circuits (or their variations). In spite of all these efforts, only a very small number of TLG implementations (or their variations) have been used commercially: MIPS R2010 [19], SUN Sparc V9 [25], a CMOS fingerprint sensor array [21], and recently the Itanium 2 microprocessor [35], [36].

In the conclusion section, we will discuss and compare the different implementations and will comment on the future directions of research.

# II. CMOS SOLUTIONS

The solutions presented in this section are totally different from the other solutions, which each have represented a distinct weighted sum (of inputs) by an analogue value (voltage, charge, or current). In principle, this implies static power dissipation, which is hardly acceptable. Currently, low-power solutions are at a premium and three different low-power CMOS solutions will be detailed further.

The first pure CMOS solution is probably due to Hampel [49] (Fig. 4). The CMOS devices form a plurality of TLG configurations having MAJORITY logic functions with near-symmetrical switching delay times. MAJORITY functions are threshold logic functions (TLFs) that have identical (unit) weights. Any TLF can be represented as a MAJORITY function by repeating/complementing its inputs. Hence, the gate can implement arbitrary TLFs by tying together several inputs. Corresponding gate terminals of individual MOS devices within the identical nMOS and pMOS complementary stacks are commonly connected to the input signals. The fact that the nMOS and pMOS stacks are alike leads to symmetrical switching delay times. The gate has low power consumption and large noise margins. A variation of this type of gate can be



Fig. 4. CMOS solution for MAJORITY functions from [49].

found in almost any textbook on VLSI as part of the "mirror adder." The only disadvantage is that larger fan-in gates are slow due to the large number of series transistors and the larger capacitance. Even more, when implementing arbitrary TLF, the fan-in is reduced because several inputs have to be tied together for implementing weights differently from the unit weight.

A NULL convention logic (NCL) gate [51]–[53] receives a plurality of inputs, each having an asserted state and a NULL state. The TLG switches its output to an asserted state when the number of asserted inputs exceeds a threshold number. The TLG switches its output to the NULL state only after all inputs have returned to NULL. Signal states may be implemented as distinct voltage or current levels. This approach implements  $m$ -of- $n$  TLGs with hysteresis. This gate is a generalization of both a Muller C-element  $(n$ -of- $n)$  and a Boolean OR (1-of- $n$ ) gate. NCL is an asynchronous delay-insensitive logic-design methodology. Several implementations are possible: static (Fig. 5 shows an  $n$ -of- $n$  gate), semistatic, and dynamic. The gate has low power and large noise margins, being reasonably fast for small fan-ins (the large number of transistors in a series slows it down for larger fan-ins).

Finally, another low-power solution based on a pass-transistor logic style has been presented in [50]. It offers an attractive alternative to pure CMOS solutions. In particular, complementary



Fig. 5. Static "NULL convention threshold logic" of an  $n$ -of- $n$  gate [51].

pass-transistor logic (CPL) is a well-known low-power logic design style. A steering circuit, which produces all TLFs for an  $n$ -input logic function, was detailed in [50]. Weights different from 1 are implemented by modifying the diagonal connection pattern in the steering circuit (instead of tying together as many inputs as given by  $w_i$ ). Fig. 6 shows the steering logic circuit realizing all the six possible TL functions that can be obtained with the set of weights  $[1, 1, 2, 2]$ . A distinguishing characteristic differentiating this approach from others TLG realizations is that pass-transistor-based ones depend only on the number of variables, not on their associated weights. However, as the CPL-based design is a class of static pass-transistor logic, it inherits problems that are specific to this class of circuits.

# III. CAPACITIVE IMPLEMENTATIONS

The concept underlying capacitive TLGs is the use of an array of capacitors to implement the weighted sum of the inputs. Distinct circuits structures have been proposed, which differ in the way the value of the threshold is set and in the circuit techniques used to carry out the comparison involved in determining the output value. Capacitive TLGs can be classified into two major groups: Neuron MOS  $(\nu$ MOS), also known as multi-input floating-gate transistor (MIFG or MFMOS) and CTL. Although closely related, these two original approaches were different at the beginning: static versus clocked and different mechanisms for setting the threshold value, while their current developments have become increasingly similar. Several comparisons, such as [7] and [38] (see also [60]), draw the following conclusions:

- The operation of the  $\nu$ MOS is simpler than CTL.
- The maximum fan-in attainable by  $\nu$ MOS is an order of less magnitude than that of the CTL gate, which is less limited by process variations.
- Both solutions exhibit large power consumptions, as the floating gate voltage of the primary inverter in the comparator chain causes direct current (dc), an exception being the Floating-Gate UV-programmable MOS (FGUVMOS) circuit [66].
- The delay has a logarithmic dependence with respect to large fan-ins (fan-in  $\le 255$  in [60], fan-in  $\le 64$  in [38]), while for small fan-ins (fan-in  $\leq 20$  in [7]) the behavior of the normalized delay looks linear:  $1 + 0.35n$  (*n* being the fan-in).

## *A. Switched Capacitor*

Originally introduced in 1987, the main idea was to use switched capacitors, switches, and inverters and to take advantage of the inherent saturation of the inverters to implement the neuron nonlinearity without additional elements [63], [64]. This first approach required a somewhat complex three-phase clock, as shown in Fig. 7.

The principle of capacitive synapse was also presented in [54] and [55], with the same three-phase clock. It has quickly evolved into a simpler two-phase clock solution [60], known as the CTL gate. Its conceptual circuit schematic is shown in Fig. 8 for an  $n$ -input gate. It consists of a row of capacitors  $C_i, i = 1, 2, \dots n$ , with capacitances proportional to the corresponding input weight  $C_i = w_i \times C_u$  and a chain of inverters that functions as a comparator to generate the output. This TLG operates with two nonoverlapping clock phases:  $\Phi_R$  and  $\Phi_E$ . During the reset phase,  $\Phi_R$  is high and the row voltage  $V_R$  is reset to the first inverter threshold voltage, while the bottom plates of the capacitors are precharged to a reference voltage  $V_{\text{ref}}$ . Evaluation begins when  $\Phi_{\text{E}}$  is at a logic 1, connecting the gate inputs to the bottom plates of the capacitor. As a result, the change of voltage in the capacitor top plates is given by  $\Delta V_R = \left[\sum_{i=1}^n C_i (V_i - V_{\text{ref}})\right] / C_{\text{tot}}$  where  $C_{\text{tot}}$  is the total row capacitance including parasitics. Choosing adequate definitions for  $V_{\text{ref}}$  and  $C_i$  as functions of the input weight and threshold values, the above relationship can be expressed as  $\Delta V_R = [\sum_{i=1}^n (w_i x_i - \theta) C_u V_{\text{DD}}]/C_{\text{tot}}$ . In combination with the comparison function of the chain of inverters, this gives the TL operation  $V_O = V_{\text{DD}}$  if  $\sum_{i=1}^n w_i x_i \geq \theta$  and  $V_O = \text{GND}$  if . Between two consecutive reset phases, a large number of input vectors can be processed.

Experimental results from different CTL gates fabricated in standard CMOS technology [56]–[58], [60] have shown the proper functionality of this type of TLG and its large fan-in capability (gates with fan-in  $= 255$  have been simulated). This later feature is due to the auto-offset cancellation technique widely used in chopper-type CMOS comparators. Originally, CTL gates required a double-poly process, but some developments (such as dynamic and differential CTL [56]) use the MOS cap with a small penalty on the fan-in (fan-in  $\leq 64$ ).



Fig. 6. Steering logic network implementing  $[1, 1, 2, 2; k]$  for  $k = 1, \ldots, 6$ , from [50].



Fig. 7. Switched capacitor from [63] and [64].

CTL gates have a simple regular structure and are able to implement large fan-ins, while their main drawbacks are large delays, large area, dc power consumption, and the threshold value programming mechanism. The reset time grows with the fan-in of the gate, due to the large capacitance, and can become quite large (thousands of evaluation phases) [38]. Propagation delay is logarithmic in the number of inputs and has a strong dependence on the unit capacitor [60]. The estimated area of the unit capacitor is equivalent to several minimum sized inverters; hence, the capacitor array occupies a large area. Due to the linear operation of the sense amplifier, the power consumption is high. Several developments proposed for overcoming CTLs limitations are summarized below. The fact that the threshold value is set by an analog reference voltage complicates its integration. In addition, each CTL gate may require a different reference voltage; thus, it is very difficult if not impossible to build circuits with a large number of CTL gates. This problem is solved by the improved CTL gate [56], which operates exclusively with binary input logic levels. Another solution to



Fig. 8. CTL from [60].



Fig. 9. Capacitor-programmable capacitive threshold logic (CP-CTL) from [61] and [62].

this problem is the CP–CTL [61], [62], which does not rely on the presence of additional external voltages. Fig. 9 depicts its schematic. The original CTL gate is augmented with a number of capacitors. The programming of the gate is now achieved by setting  $V_{\text{ref}}$ ,  $V_{\text{eval1}}$ ,  $V_{\text{eval2}}$ , and  $V_{\text{reset}}$  to readily available voltage levels. Different combinations of ground (GND),  $V_{\text{DD}}$ , and  $V_{\text{DD}}/2$  (programming methods) can be used.

Finally, another variation called balanced-CTL (B-CTL) [59] is shown in Fig. 10. The requirement for a very precise reference voltage is eliminated by implementing functions with thresholds equal to 0. This is not a restriction on the class of TLFs that can be implemented, since it is well known that any TLF can be converted into an equivalent TLF with threshold equal to zero by inverting certain inputs and changing the sign of their associated weights [34]. The basic structure is formed by two banks of capacitors (Bank A and Bank B in Fig. 9). Both banks are connected to a differential amplifier that determines which bank has a larger number of inputs at logic one. That bank has a higher voltage level on its common line. This gate implements TLFs, with thresholds equal to zero, if the inputs having positive weights are connected to one bank and the inputs having negative weights are connected to the other bank. One additional half capacitor  $(CA_0, CB_0)$  unbalances the voltage levels at the amplifier inputs in the case that both banks have an identical number of high-level inputs. B-CTL gates operate from one clock that switches the gate between two states: reset and evaluation. B-CTL gates are reported to be faster than CIAL gates [157] (to be described in Section IV-D). Their main characteristics are high fan-in and low power consumption.

### *B. Neuron-MOS Transistor*

The first CMOS capacitive solution was presented in 1966 [6] and can be seen in Fig. 11(a). It was rediscovered 25 years later [82], when its integration led to the well-known



Fig. 10. B-CTL from [59].

Neuron-MOS  $(\nu MOS)$  transistor. This transistor has a buried floating polysilicon gate and a number of input polysilicon gates capacitively coupled to the floating gate. The voltage on the floating gate becomes a weighted sum of the voltages on the input gates and controls the current in the transistor channel. The most simple  $\nu$ MOS-based TLG is the complementary inverter using both pMOS and nMOS  $\nu$ MOS devices [81], [83]–[86]. A schematic of this TLG is shown in Fig. 11(b). The floating gate is common to both the pMOS and nMOS transistors and the input gates correspond to the TLG inputs  $x_1, x_2, \ldots, x_n$ . The weights are proportional to the ratio between the corresponding input capacitance  $C_i$  (between the floating gate and each of the input gates) and the total capacitance (including the transistor channel capacitance) between the floating gate and the substrate  $C_{\text{chan}}$ . The voltage on the floating gate is given by  $V_F = (\sum_{i=1}^n C_i \cdot V_{x_i})/C_{\text{tot}}$ , where  $C_{\text{tot}} = C_{\text{chan}} + \sum_{i=1}^n C_i$ . When  $V_F$  becomes higher than the inverter threshold voltage, the output switches to logic 0.

In the case of the simple static  $\nu$ MOS, the gate's threshold is adjusted via additional threshold-setting capacitors. It is obvious that  $\nu$ MOS TLG is very simple and very compact. However, there are a number of problems. Degradation in the long-term stability is anticipated due to the use of a floating gate. Sensitivity to parasitic charges in the floating gate and to process variations could limit its effective fan-in, unless adequate control is provided. In particular, ultraviolet light erasure is required for initialization/reprogramming. Static  $\nu$ MOS gates have dc power consumption; different schemes have been proposed to alleviate at least some of these problems.

A solution for diminishing the power dissipated by a simple (conventional) static  $\nu$ MOS TLGs is represented by the deepthreshold  $\nu$ MOS TLG [77]. This gate is composed of a deepthreshold  $\nu$ MOS inverter and a two-staged CMOS buffer. The deep-threshold inverter is built of nMOS and pMOS transistors that have threshold voltages large enough such as both transistors are off for any of the multiple voltage levels on the common floating gate. Consequently, there is no dc current, paving the way for impressive power reductions. A power reduction down to 3.33% (when compared to conventional static  $\nu$ MOS TGL) has been reported in [77]. Unfortunately, the penalty that has to be paid is an almost threefold increase of the delay. This can be somewhat compensated by buffering the output signal with a combination of a small-sized low-capacitance inverter followed by a conventional inverter (output buffer). Overall, the power-delay product for the deep-threshold  $\nu$ MOS TLG is six times better than conventional static  $\nu$ MOS TLG and 3.5 times better than standard CMOS technology.



Fig. 11. (a) First CMOS capacitive solution from 1966 [6] and (b) the neuron MOSFET (neuMOS or  $\nu$ MOS) complementary  $\nu$ MOS inverter (static gate) [82]–[86].

In the clock-controlled  $\nu$ MOS TLG [75], [76], a clock-driven switch is attached to the floating gate to initialize the floating-gate charge (reset phase). This switch short circuits the floating gate and the inverter output, thus biasing the inverter at the most sensitive point of the inverting characteristics (see Fig. 12). This is the same auto-offset cancellation technique used for CTL gates (and in chopper-type CMOS comparators). At the same time, each input capacitors is set to an analog voltage  $V_{\text{ref}}$  [Fig. 12(a)] or to either GND or  $V_{\text{DD}}$  [Fig. 12(b)] such that the logical threshold of the gate is correlated with the physical threshold of the inverter. This means that, in each reset phase, the floating-gate charge is refreshed, avoiding the problems due to parasitic charges and long-term stability. The inverter threshold is also automatically readjusted, reducing sensitivity to process and ambient parameters variations, and allowing for larger fan-in gates. As an example, static  $\nu$ MOS TLGs for MAJORITY with up to nine inputs are possible (typically the fan-in of a static  $\nu$ MOS is limited by 12), while clocked  $\nu$ MOS can reach up to 30 inputs. The gate is not very fast: a neuron with 32 synapses of 5-b accuracy in 0.8  $\mu$ m CMOS exhibit delays in the 3–17-ns range [78]. A similar concept is used by the controlled floating-gate devices (CFGDs) [65]. These dynamic versions have relatively high static power and might require multiple phase clocks.

The static power consumption of the basic  $\nu$ MOS TLG can be eliminated and its speed increased by a current comparison between a  $\nu$ MOS transistor and a reference device using a positive feedback circuit. Many different configurations that take advantage of this concept have been reported [75]. One example is the configuration called sense-amplifier  $\nu$ MOS TL [76] [Fig. 13(a)]. It applies a current-controlled latch-sense amplifier circuit to the basic  $\nu$ MOS TLG. Variations can be found in [88] and [89], followed by [79], [80], [87], and [90], [Fig. 13(b)]. They use a solution similar to the digital comparator based on the clock-coupled inverters introduced in [161]. (This is a differential conductance solution to be described in Section IV-D.) However, the authors mention that this solution is valid only when it is applied to gates having very large fan-ins (125–256). In [89], significant speed improvements (100 to 500 MHz) and power savings for the  $\nu$ MOS gate detailed in Fig. 13(b), over static  $\nu$ MOS gates, are reported. In [80], a very thorough analysis with respect to parameter variations, namely coupling capacitances of the floating gate and the sensing amplifiers of  $\nu$ MOS TLGs using a dynamic comparator latch for sensing, is carried out. The dominant mismatch originates from the input–offset voltage variations of the sensing circuits. Measured results show that the most critical components are the comparators circuits. Improved noise margins can be traded off for increased layout areas and increased power consumption (due to increased capacitances). The conclusion is that this is a problem that will be exacerbated by future CMOS technologies, since lower supply voltages and increased device mismatch will have a diminishing effect on the threshold window, sensing margins, signal-to-noise ratio (SNR), and reliability. In addition, it is claimed that a careful comparison with the area and power consumption of a standard CMOS logic circuit is absolutely necessary and that the use of  $\nu$ MOS gates is not always advisable. However, they explicitly mention that there are applications in which floating gate MOS devices can be employed advantageously, such as TLCs with low logic depth implemented in fault-tolerant architectures requiring high functional densities (e.g., data-processing architectures in image sensors).

A variation, called CMOS capacitor coupling logic  $(C^{3}L)$ , uses the capacitor coupling technique and a current sense amplifier [72] (Fig. 14). These circuits do not have an offset cancellation mechanism, but fluctuation in device parameters can be compensated by the differential configuration.

Fig. 15(a) shows the structure of yet another TLG, based on a charge-recycling differential sense amplifier. It is called chargerecycling threshold logic (CRTL) gate [69], [68]. The inputs are capacitively coupled onto the floating gate of transistor  $M_5$  and the gate voltage of transistor  $M_6$  sets the threshold. A CRTL gate has two operation phases controlled by a single-phase clock. When E is high, the output voltages are equalized. When E is high, the outputs are disconnected and the differential circuit (transistors  $M_5$ ,  $M_6$ , and  $M_7$ ) draws different currents from the OUT and OUT. The sense amplifier is activated and amplifies the difference of potential between OUT and OUT, accelerating the transition. Thus, it evaluates whether the weighted sum of the inputs is greater or less than the threshold. It is based on a charge-recycling asynchronous sense-differential amplifier (ASDL) [73], [74]. The symmetry of the layout is important. CRTL gates exhibit high speeds and are suitable for high fan-ins, while also having low power consumption. In fact, CRTL gates achieve the highest speed and 15–20% lower



Fig. 12. (a) Clock-controlled neuron-MOS (with reference voltage) from [75]. (b) Clock-controlled neuron-MOS without reference voltage from [78].

power consumption when compared with clocked  $\nu$ MOS [76],  $C<sup>3</sup>L$  [72], and LCTL [152] (to be described in Section IV-D). CRTL gates have been tested for process variations at 45 corners and seem to be robust. A 4-b carry look-ahead adder using CRTL gates was implemented in a 0.25  $\mu$ m double poly CMOS process [68]. It can be operated at frequencies in excess of 400 MHz. At 100 MHz and  $V_{DD} = 2$  V, it dissipates 0.5 mW, i.e., 15–20% lower power dissipation than other capacitive TLGs.

Very recently, a novel self-timed threshold logic (STTL) has been proposed [70], [71]. It describes a "capacitor-sharing" technique for significantly reducing the occupied area, which can be easily applied to other  $\nu$ MOS implementations. The fact that STTL (and CRTL) can include negative weights without requiring inverted inputs also has clear area benefits. The self-timing idea comes from asynchronous circuits, the goal being to eliminate the clock and, thus, to reduce power consumption (a self-timed power-down mechanism applied to conductance TLGs [124]–[126], [128] will be detailed in Section IV-C). The gate is based on the cross-coupled nMOS transistor pair,  $M_3$  and  $M_4$  [Fig. 15(b)]. Precharge and evaluate are specified by an enable signal: E and E. Two current mirrors,  $M_8$ - $M_1$  and  $M_9$ - $M_2$  are used. Because the capacitances of node A and B have to be matched, the two buffering inverters have to be identically sized. The enable signals  $E$  and  $\overline{E}$  are generated from the outputs and passed to the next stage, being propagate in a self-timed fashion. The solution is low power (as being differential) and eliminates the clock at the expense of a double-rail signaling and the additional "enable generate" block. It is too early to say if the power reduction due to the elimination of the clock and its distribution is off balanced by the "enable generate" block required by each gate. Obviously,



Fig. 13. (a) Dynamic latched-sense-amplifier (comparator) neuron MOS from [76] and (b) the solution from [79], [80], [87], and [90].



Fig. 14. CMOS capacitor coupling logic  $({\bf C}^3 {\bf L})$  from [72].

low-power solutions have to be used in designing this block. The only results reported so far are for a (7, 3) counter, a

fundamental building block for binary multipliers (used for reducing the partial products). In a 0.25  $\mu$ m double poly



Fig. 15. (a) CRTL from [69]. (b) STTL, another asynchronous sense amplifier differential logic with self-timed enable signaling, from [70].

CMOS, the (7, 3) counter has a delay of 1.4 ns and dissipates 870  $\mu$ W @ 2 V when driven by a 300-MHz enable signal.

# IV. CONDUCTANCE/CURRENT IMPLEMENTATIONS

#### *A. Early Conductance/Current Solutions*

The first conductance/current-based implementation of TLGs was made in the mid-1940s using resistive circuits [42]. Later, bipolar realizations [16], [29], [94] were proposed and MOS solutions followed [10], [16], [29] (see Fig. 3). A conductance solution (MOSFET synapse followed by an amplifier-comparator) having the weights stored on capacitors was introduced in [104] and a differential version was described in [101].

In this section, we will start with two early TL solutions in  $CMOS<sub>1</sub>$  which time has proven to be enduring: the pseudo-nMOS (also know as grounded-pMOS) and the output-wired inverters (also known as ganged CMOS). Although apparently quite similar, the standard pseudo-nMOS solution uses only one pMOS transistor as a constant load, while the output-wired inverters use several pMOS transistors that form a dynamic load. This leads to two major differences.

- The load is data controlled in the case of the output-wired inverters.
- Having several (identical) pMOS transistors, instead of only one large pMOS transistor, allows for better matching (with a carefully done layout).

The nMOS technology was suitable for high fan-in gates. A depletion nMOS transistor was used as a load (pull-up), making NOR gates very fast (the pull-down network has only parallel transistors). In CMOS, the solution was to use a pMOS with its gate grounded. This is the pseudo-nMOS (also known as grounded pMOS) solution: fast, having dc power, and using ratio rules. The reduced output voltage swing and gain makes the gate more susceptible to noise. That is why, instead of just grounding the pMOS load, its current should track the nMOS device (making the gate less sensitive to process variations), e.g., by using a current mirror. This also accelerates the rise time. In time-critical signal paths, pseudo-nMOS logic can lead to substantial speed improvements if wisely combined with static CMOS (at the cost of only slightly increasing the power

<sup>1</sup>These are not pure CMOS solutions like those detailed in Section II.

consumption). Furthermore, because the gate of the pull-up pMOS transistor can be turned off, pseudo-nMOS supports a power-down mechanism at no extra cost. Large fan-in gates with very fast switching times and reduced static power can be built. One last advantage of such gates is their low transistor count. The ratio rules make it possible to implement TLFs. In the particular case of pseudo-nMOS TLG, the noise margins are reduced as the common output node has meaningful analog voltages. That is why these gates are limited to small fan-in values and an inverter is used both for buffering and for recovering the voltage.

The second solution is based on a plurality of inverters with their outputs hard wired together. The first TLG implementation, based on output-wired inverters followed by a recovering buffer inverter [see Fig. 16(a)], was detailed in 1973 by Lerch: "A threshold gate comprising a plurality of complementary-symmetry, field-effect transistor inverters, each inverter receiving at its common gate connection a different input signal and each connected at its output terminal to a common circuit output terminal [i.e., another inverter]. The gate may have inputs all of the same weight or, with appropriately chosen values of transistor conduction channel impedance or parallel connected inverters, may have inputs of different weight"[98]. It produces a nonlinear voltage divider that drives a restoring inverter (or a chain of inverters) whose purpose is to quantize the nonbinary (analog) signal at the common node  $v_q$ . Fig. 16(b) shows the circuit structure for these output-wired-inverters TLGs. Each input  $x_i$  drives a ratioed CMOS inverter with only one transistor conducting at a time (because the input is either logic "1" or "0"). Both the pMOS and the nMOS transistors are operated as resistors (conductance). That is why the voltage on  $v_q$  depends on how many pMOS and nMOS transistors are conducting, being proportional to  $\sum_{i=1}^{n} w_i x_i$ . The output inverter is designed to switch when this sum is greater than  $\theta$  and as an output buffer for recovering the signal. It also provides additional driving capability. The design process for these threshold gates involves sizing only two different inverters [97]. Assuming the same length for all the transistors, the widths  $[W_p, W_n]_{i,b}$  for each inverter are chosen taking into account the permissible sums of the weights  $\sum_{i=1}^{n} w_i$ and the  $\theta$  to be implemented. Only positive and integer weight and threshold values are allowed when using this technique. Still, this is not a limiting factor because any TLG can be implemented using only positive integer weight and threshold values [34]. Moreover, nonunit weight values  $w_i = k > 1$  can be realized by simply connecting in parallel  $k$  basic inverters (one inverter corresponding to  $w_i = 1$ ). The threshold value  $\theta$ is determined by the output inverter's threshold voltage  $V_{\text{th}}$ . The  $v_a$  node is effectively isolated from external circuitry, thereby tolerating some (local) noise. Unfortunately, due to the sensitivity of the voltage on  $v_q$ , and of the  $V_{th}$  of the output inverter to process variations, the output-wired-inverter TLGs are fan-in limited. A good study of this limitation can be found in [91], while upper and lower bounds on the channel width ratio were obtained analytically in [96]. All of these prove that process variations and operating conditions are limiting the fan-in. A different approach for the determination of the  $W/L$  ratios of the transistors uses an evolutionary algorithm



Fig. 16. Output wired inverters discovered by Lerch [98].

[93]. Still, these TLGs are extremely fast, while exhibiting high power consumption (assumable when traded-off for speed), as well as narrow noise margins. After their discovery in 1973 [98], two very similar solutions were shortly proposed [92], [105]. Afterward, output-wired-inverters TLGs have been rediscovered several times. In [19], a very fast CMOS NOR gate is presented, which is Lerch's construction [98] without the final restoring inverter. This was used in the MIPS R2010 coprocessor. Later, Schultz *et al.* [103] rediscovered Lerch's original construction [98] and called it "Ganged-CMOS logic" (GCMOS), the name under which it became well known. The design was extended to multiple-valued logic [102]. The output-wire-inverters technique has been employed to build TLCs for nonlinear filtering [95]–[97], Muller C-elements [100], Losqs voters with multithreshold TLGs [100], or TLCs for D flip-flops [99].

Both pseudo-nMOS and output-wired-inverters solutions are very fast. By the time they were introduced, the dc power consumption was not such a stringent concern/limitation as it is today. Even more, the higher supply voltage made their reduced noise margins acceptable for small fan-ins. As an example of that era, output-wired inverters implementing NOR functions with two and three inputs have been used in the MIPS R2010, the FPU of MIPS R2000 [19].

These two solutions have represented the starting points of two long series of variations/modifications, which made incremental enhancements on their two major drawbacks: the dc power consumption and their reduced noise margins. An almost exhaustive enumeration follows in the next two sections.

# *B. Beyond Pseudo-nMOS*

The dc power consumption was the major drawback of pseudo-nMOS gates when implementing BCs, while noise margins were a concern only when such gates were used to implement TL. As many applications have focused on very fast Boolean gates, pseudo-nMOS was an attractive alternative; especially for a large fan-in, they are much faster than equivalent CMOS gates, which are slowed down by long series of transistors. That is why a good seal of effort has been devoted to reducing the power consumption of large fan-in (wide) pseudo-nMOS gates (e.g., implementing NOR functions). Although TLGs are not always mentioned explicitly, the results reported are immediately applicable to TLGs. The other drawback, the reduced noise margins, was left as an unsolved open question for TL research.

The main idea for reducing the dc power was to replace the pMOS load transistor (which is always "on") with a more or less complex load circuit. Such solutions rely on using asynchronous feedback and/or feedforward, reducing the voltage swings (unfortunately, this reduces the noise margins even more), using a clock signal (dynamic solutions), or using controlled current mirrors or even data-dependent solutions. As we will see, combinations of several such techniques have also been proposed.

The original pseudo-nMOS has dc current in  $2^n - 1$  of the  $2^n$  possible states (where *n* is the fan-in of the gate), being a data-dependent dc power consumption. For uniformly distributed random inputs, an approximation is given by the ratio  $(2^{n}-1)/2^{n}$ . Even for relatively small fan-in values, this ratio is close to 1 and will be considered as "100% dc power." The data-dependent dc power consumption of the different solutions will be estimated as a percent of this "100% dc power" or the exact percent will be given when known.

One of the first solutions for reducing the dc power is due to Takemoto [118] [see Fig. 17(a)]. It is a pseudo-nMOS design with feedback: an inverter receives the output of the gate and drives part of the pMOS load. On average, the power is reduced to 50% (supposing that the output is also a uniformly distributed random variable). This solution is now considered as granted and included in many textbooks. A similar solution was presented later by Raza and Nazarian [113], the main differences being that the feedback loop has two inverters (instead of one) and that an additional reference voltage was used to control a second parallel load transistor. A solution for a MAJORITY gate using a current load was presented in [115]. A nonthreshold logic (NTL) was derived from its bipolar counterpart [122], and by that time its speed was comparable to  $I<sup>2</sup>L$  and ECL. The power-delay product was nearly the same as that of conventional CMOS operated at high frequencies. Reduced voltage swings decrease the power consumption, but also degrade the noise margins.

An enhancement over [118] is detailed in [121] [Fig. 17(b)]. It is "a high-speed low power dissipation, all parallel FET logic circuit." The basic improvement is that the inverter is used both for controlling the active pull-up (load) transistor, as well as recovering the voltage and buffering the output. The output is recovered by an inverter and latched through the pMOS load. The voltage transfer function of the inverter is deliberately skewed for improving the speed. On average, the power is reduced to 50% (similar to the previous solutions). A multigate serial load transistor may further reduce power consumption, unfortunately also slowing down the gate.

A precharged dynamic (clocked) load design, with both feedback and feedforward for increased speed, was presented in [108] (Fig. 18). It has a screening transistor  $(M_{20})$  and clocking circuitry  $(M_{17}, M_{18}, M_{19})$ . The clocking circuitry alternately precharges nodes 30 and 34 to  $V_{\text{DD}}$  and evaluates the voltage on them to output a logic level. Two latching transistors,  $(M_{21} and M_{22})$ , improve the behavior with respect to process variations and circuit instabilities. Inverters, isolating node 30, buffer the outputs. On average, the power is reduced to about 25%.



Fig. 17. (a) Dynamic load for lowering the power from [118]. (b) Variation from [121].



Fig. 18. Clocked (dynamic) solution from [108].

Another method for reducing the dc current uses both feedback and feedforward [112] [Fig. 19(a)]. This design is selftimed (asynchronous), i.e., it does not use a clock. This circuit has both a strong (310) and a weak (309) pull-up pMOS. The weak pull-up device (309) is always "on" and holds the node high if the pull-down device is in an "off" state. However, if the pull-down device is in an "on" state, the strong pull-up device (310) is also turned "on," thereby providing a stable intermediate voltage on the node. A feedback path from the output (317, 316, 314, and 315) controls the state of the strong pull-up device (310). The feedback path can be made sensitive to both the temperature of the circuit and the supply voltage through a control input CTRL (320). The power reduction is difficult to estimate as depending on the sizing of the transistors, but should be better than 50% (probably as low as 25% with a carefully designed layout).

A similar solution, using both a weak and a strong pull-up, is the asynchronous high-speed large fan-in NOR gate, inspired by pseudo-NMOS and dynamic designs, and introduced in [123] [Fig. 19(b)]. The basic idea is to use feedback from the output to control the load and to cut the dc current (Q9B). A regulator  $(V_{ref})$  is coupled to the strong pull-up transistor (Q7B) for regulating the drive current in response to temperature and power supply voltage variations (for maintaining the speed). Four different versions allow for: 1) high speed; 2) reduced voltage swings on the inputs; 3) temperature and voltage compensation;



Fig. 19. Self-timed feedback solutions: (a) for low power consumption from [112] and (b) limiting the voltage from [123].



Fig. 20. Predischarged ratio logic from [110] and [111].

and 4) limited low voltage on the output (using a feedback technique). Power reduction is difficult to estimate, but should be better than 50%. The regulator providing the reference voltage  $V_{\text{ref}}$  complicates the design.

A method for significantly reducing the dc power consumption of clocked pseudo-nMOS (ratioed) gates is presented in [110], [111] (Fig. 20). A sensing circuit  $(M_1)$  analyzes the voltage transitions of the ratioed node and controls the dc current flow  $(M_2)$  through the entire circuit. Simulations have shown that dc power is reduced to 14%, making it one of the best solutions with respect to dc power reduction (for pseudo-nMOS/ratioed circuits).

A simple improved pseudo-nMOS design for minimizing power is described in [109] [see Fig. 21(a)]. The solution uses a clock to control a current mirror. Voltage floating of the output is also eliminated and, on average, power is reduced to 50%. Another more complex version of the gate [Fig. 21(b)] uses both a clock signal (CLK) and a power-up signal (POWER UP). The power-up signal is a delayed version of the clock signal and, together with the feedback from the output, further diminishes the power consumption. This second solution is complex and requires a demanding timing scheme, but could be rewarded by a dc power reduction even lower than 14% (obtained in [110] and [111]).

By far ,the simplest solution for reducing the power consumption to 50% (on average) is presented in [119] and [120] [see Fig. 22(a)]. This is a data-dependent pseudo-nMOS gate, where

the pull-up transistor is controlled by one of the input variables. The idea has been also used in [117] [see Fig. 22(b)] for an  $m$ -of- $n$  TLG [116].

A hybrid solution was presented in [106] and [107] (see Fig. 23). It corresponds to the category of conductance with one pMOS transistor driven by a reference voltage  $(V_{ref})$  and all the nMOS transistors driven by the inputs through floating gates (i.e., instead of setting the weights by the width to length ratio of the transistors, the weights are encoded as charges on the floating gates). These charges modify the transistor threshold voltage and, therefore, its current. Hence, weights are programmable and can be quadratic or exponential in the voltage stored on the floating gate, resulting in a large dynamic range. A 16-input programmable gate is reported. Programming is achieved through tunneling and injection of hot electrons. The solution is sensitive to noise, relatively slow, and has data-dependent static power dissipation, but allows for large fan-ins.

Very recently, two other variations of the pseudo-nMOS style of design have been presented. One is called pseudodynamic and "was highly leveraged across the Itanium 2 processor" [35], [36]. It is mentioned that such gates "garner most of the benefit of dynamic logic while maintaining the ease of use  $[\,\ldots]$ associated with static gates;  $\left[\ldots\right]$  these gates are higher power than traditional static design;  $[...]$  the low input capacitance, small area required by the NFET-only evaluate structure and high fan-in that these device achieve more than makes up for their cost;  $\left[\ldots\right]$  this design yields a 15%–20% delay improvement over traditional pseudo-nMOS;  $[\dots]$  these  $[\dots]$  circuits, essential to the Itanium 2 processor's success, have been shown to be robust through post-silicon analysis" [36]. The schematic of a pseudodynamic gate can be seen in Fig. 24. Finally, the idea of using ratioed static gates (i.e., pseudo-nMOS inspired) for achieving very high speeds even with high fan-in has also been advocated by Schuster and Cook [114]. The circuit implemented is an advanced Muller C-element, with roughly 3 ps of delay for each additional input (when implemented in 0.18  $\mu$ m bulk CMOS). Concerning reliability, the authors state that "The circuit has been designed for worst case device variations in the strength of the n-channel clamp and the p-channel pullup so that switching will not occur until all the inputs have gone low.  $[\ldots]$ it takes roughly three times the maximum parameter variation of 20% for failure to occur" [114].

#### *C. Beyond Output-Wired Inverters*

Output-wired inverters suffer from the same disadvantages as pseudo-nMOS solutions: dc power consumption and reduced noise margins. That is why solutions for trying to overcome either one or the other of these disadvantages have been on the research agenda for quite some time.

A first enhancement can be seen in Fig. 25. It showed how to connect the inputs only to the nMOS transistors [135]. This makes the solution look similar to a pseudo-nMOS one, but the matching is still better. The solution reduces input capacitance by having the input signals connected only to the nMOS stack. The threshold of the function to be implemented is set by prewiring all the pMOS transistors to either  $V_{\text{DD}}$  or GND. The



Fig. 21. Two clocked (dynamic) solutions from [109].



Fig. 22. (a) Modified data dependent pseudo-NMOS gates from [119] and [120] and (b) data dependent  $m$ -of- $n$  threshold gate from [117].



Fig. 23. Solution using floating gates for the inputs from [106] and [107].



Fig. 24. Solution used in the Itanium 2 [35], [36].

solution slightly increases the speed (due to the reduced capacitance), but does not improve the power consumption or noise margins.

A modification to the basic idea was introduced in [142] and [143], where a new class of logic gates called source follower pull-up logic (SFPL) is described. The pull-up and pull-down structures are separated and connected through an inverter. A high fan-in gate implemented following this technique is shown in Fig. 26(a). The power dissipation is still large. It is mentioned



Fig. 25. CMOS solution from [135].

that SFPL has acceptable noise margins. An enhancement over SFPL is detailed in [140] [see Fig. 26(b)] and is used in custom comparators to speed up critical stages in a superscalar processor: SUN Sparc V9 [25]. Other comparators specifically designed for low power are described in [139] and are compared against SFPL.

The original output-wire inverters have two transistors per input. Using only one transistor per input was shown for particular BFs in [133]–[134] and [136]–[138]. The formal proof and a systematic method on how to design TLGs having one transistor per input (either nMOS or pMOS), led to the  $\beta$ -driven threshold element ( $\beta$ -DTE) [144], [150], [151]. The computing block is a classical voltage divider formed by pMOS and nMOS transistors (called the  $\beta$ -comparator) and can be seen in Fig. 27(a). The feasibility of such an implementation follows from the fact that any TLF can be represented in a ratio form

$$
y = \operatorname{sgn}\left(\sum_{i=1}^{n} w_i x_i - \theta\right) = \operatorname{sgn}\left(\sum_{j \notin S} w_j x_j - \sum_{j \in S} w_j \overline{x_j}\right)
$$

$$
= \operatorname{sgn}\left(\frac{\sum_{j \notin S} w_j x_j}{\sum_{j \in S} w_j \overline{x_j}} - 1\right)
$$
(2)

where S is a certain subset of indexes such that  $\sum_{j \in S} w_j = \theta$ .

The voltage on node  $v_{\beta}$  is determined by the ratio of sums of  $\beta$ s of pMOS and nMOS transistors. Its implementability depends only on the threshold value  $\theta$  and not on the number of inputs and their weights. The  $\beta$ DTE solution reduces the input capacitance and the internal node capacitance, making the gate very fast, but does not tackle any of the two main disadvantages: the high power consumption and the narrow



Fig. 26. (a) SFPL from [142] and [143]. (b) Enhanced version from [140] and [25].



(a) (b)

Fig. 28. Implementation (a) without the data dependent noise suppression logic (NSL) and (b) with NSL [124]–[126], [129].

Fig. 27. (a) Beta-driven threshold element ( $\beta$ DTE) from [144], [150], and [151]. (b) Modified beta-driven threshold element ( $\beta$ DTE) from [147] and [148].

noise margins. An improved  $\beta$  comparator having higher nonlinearity in the threshold zone (hence, improving on the noise margin) is presented in [147], [148] [Fig. 27(b)]. This is achieved using three additional highly stable reference voltages:  $V_{ref1}, V_{ref2}, V_{ref3}$  (a quite demanding condition). SPICE simulations for 0.8  $\mu$ m CMOS have proven that the fan-in is limited to about 10. Artificial learnable neurons based on  $\beta$ DTEs have been reported in [145], [146], [148], and [149].

Another method for enhancing the noise margins of TLGs is presented in [124], [125], and [129]. The method is data dependent, which is simpler than the ones detailed in [147] and [148]. It adds data-dependent nonlinear terms to the  $\beta$ DTEs, practically converting the TLG into a "high-order perceptron" [126]. The nonlinear terms form a noise-suppression logic (NSL), which can always be determined from the Boolean form of the TLF by subtracting the minterms implemented by the pMOS stack:  $f_{\text{NSL}} = f \setminus (\prod_{j \in S} x_j)$ . Fig. 28(a) shows the implementation of  $F = x_1 \vee (x_2 \wedge x_3)$ , which can be expressed as  $F = \text{sgn}(2x_1 + x_2 + x_3 - 1.5)$ . Fig. 28(b) shows the implementation of the same function with the additional NSL. By properly sizing the transistors. the noise immunity can be improved (i.e., better noise margins are traded off for larger area) and the speed can be increased (at the expense of higher dc power consumption). NSL has been tested for gates with fan $-i\pi \leq 7$ . The TLG implementing F with NSL in 0.5  $\mu$ m CMOS has a delay of less than 80 ps at  $V_{\text{DD}} = 3.3 \text{ V}$ (when driving four identical gates). A five-layer 32-bit adder using F and three other BFs  $-f_6 = g_i \vee (p_i \wedge g_{i-1}) \vee (p_i \wedge g_{i-1})$  $p_{i-1} \wedge g_{i-2}$ ,  $h_4 = (a_i \wedge b_i) \vee [(a_i \vee b_i) \wedge (a_{i-1} \wedge b_{i-1})],$ and  $g_{i:i+3} = g_{i+2:i+3} \vee (p_{i+3} \wedge p_{i+2} \wedge g_{i:i+1})$  (see [127] and [129]–[132]) —has been implemented using TLGs with NSL in 0.18  $\mu$ m CMOS. It achieves a delay of less than 300 ps dissipating 142 mW @ 2.5 GHz (running continuously).

For reducing the dc power, a data-dependent self-timed power-down (STPD) mechanism has been recently developed [124], [126]–[128]. It uses either one or two additional transistors isolating the gate from  $V_{\text{DD}}$  and/or GND [Fig. 29(a)]. Each of these transistors is driven by a control logic having as inputs



Fig. 29. Data-dependent STPD mechanism from [124], [126], and [128]. (a) Block diagram and (b) particular solution.

the incoming data, the output of the gate, and an asynchronous external signal IDS. One of the solutions reduces the dc power to about 50% [Fig. 29(b)], while another solution reduces the dc power to about 25% (see [127] and [128]). For the 32-bit adder mentioned above, the power can be reduced from 142 to 46 mW @ 2.5 GHz.

Finally, a method to significantly increasing the fan-in of a MAJORITY gate has been recently proposed [141]. With a safety margin of 3%  $V_{\text{DD}}$ , the patent claims that gates with up to 1000 inputs can be realized ( $V_{\text{DD}} = 5$  V). The solution combines CMOS inverters with analog circuitry that automatically adjusts to the variances of the MOS characteristics. A bias circuit generates a voltage similar to the threshold voltage of the inverter, cancelling the offset of the potential on the internal (analog) node that arises due to the disagreement of the conductance of the nMOS and pMOS transistors. Such a MAJORITY gate is significantly less sensitive to process variations, but still leaves open the power-dissipation problem.

## *D. Differential Solutions*

Many of the differential TLG implementations in the current/conductance category have in common two parallel connected sets of nMOS transistors implementing the weighting operation, as well as a CMOS comparator for the threshold operation. The main advantage over the solutions presented previously (Sections IV-B and C) is their low power consumption (as having only dynamic power).

The first differential solution based on resistor-diode structures and bipolar transistors and comparing  $\sum w_i x_i$  with  $\theta$  was introduced in 1964 [162]. A very interesting differential solution was presented in 1967 [158]. The solution can be used for comparing either  $\sum w_i x_i$  with  $\theta$  or with direct and inverted inputs (i.e., having f and  $\bar{f}$  as the differential inputs). An input signal and its complement are inserted in a direct-coupled transistor flip-flop pair through a differential transistor amplifier. This solution does not require closely matched components and is substantially insensitive to noise. Two other novelties brought in were the fact that the inputs are isolated from outputs (reducing input–output capacitance) and that a clock source replaces the standard GND (reducing the dissipated power), making this the first adiabatic TLG solution.

The operation of cross-coupled inverters with asymmetrical loads (CIAL) was exploited to implement digital (bus) comparators [161], a particular example of a TLG (see Fig. 30). At the same time, a generic latch-type TL (LCTL) gate was proposed in [152] (Fig. 31), which consists of a CMOS current-controlled latch (transistors  $M_2/M_5$  and  $M_7/M_{10}$ ), which provides both the output and its complement, as well as two input arrays  $(M_{4_1}-M_{4_n})$  and  $(M_{9_1}-M_{9_n})$ , which have an equal number of parallel transistors whose gates are the inputs of the TLG. Transistor pairs  $M_1/M_3$  and  $M_6/M_8$  specify the precharge or evaluate phase and two extra transistors  $M_{4n+1}/M_{9n+1}$  ensure correct operation for the case when the weighted sum of inputs is equal to the threshold value. Precharging occurs when the reset signal  $\Phi_R$  is at logic 0. M<sub>1</sub> and M<sub>6</sub> are "on," while  $M_3$  and  $M_8$  are "off," and both OUT and OUT are at logic 1. Evaluation begins when  $\Phi_R$  is at logic 1. M<sub>1</sub> and  $M_6$  are turned "off," while  $M_3$  and  $M_8$  are turned "on," and nodes OUT and OUT begin to be discharged. In this situation, depending on the logic values on the inputs of the two transistor arrays, one of the paths will sink more current than the other. This accelerates the falling of its corresponding output voltage (either OUT or  $\overline{OUT}$ ). When the output node of the path with the highest current value falls below the threshold voltage of either  $M_5$  or  $M_{10}$ , it turns it off, fixing the latch situation completely. Supply current only flows during transitions and, consequently, this TLG does not consume static power. Input terminal connections and input transistor sizes in this TLG implementation must be established according to the threshold value  $\theta$  to be implemented. When all transistors  $M_{4i}$  and  $M_{9i}$   $(i = 1, 2, ..., n)$  have the same dimensions and the same voltage is applied to their gates,  $I_{\text{in}} > I_{\text{ref}}$  due to  $M_{4_{n+1}}$ .

The speed performance of LCTL gates has been improved by the solution proposed in [157]. Here, the nMOS banks are external to the latch (see Fig. 32), avoiding the large long feedback chain of LCTL. It is called cross-couple inverters with asymmetrical loads threshold logic (CIALTL). Note that, in spite of using the same name, the circuit topologies in [157] and [161] are different. In this gate, the input transistor arrays  $(M_{x_i} - M_{y_i}, i =$  $1, 2, \ldots, n$ ) are connected directly to the latch's output nodes and precharging occurs when  $\Phi_1$  and  $\Phi_2$  are at logic 0, putting nodes D, OUT, and OUT at logic 1. For the evaluation phase, both  $\Phi_1$  and  $\Phi_2$  are at logic 1, but  $\Phi_2$  must return to a low level before  $\Phi_1$  in order to allow the latch to switch. CIALTL needs two control signals, which have to be obtained from a general clock. Therefore, a great deal of power is dissipated in the



Fig. 30. Digital comparators based on CIAL from [161].



Fig. 31. Latch type LCTL from [152].

internal clock front end. The circuit arrangement for realizing logic elements that can be represented by threshold value equations patented by Prange *et al.* [167] is a simplified version of CIAL (see Fig. 33).

Recently, a number of TLGs have been proposed based on advanced clocked CMOS differential logic structures by implementing the pull-down networks with two banks of parallel nMOS transistors, instead of using nMOS complementary logic trees. Examples are as follows.

- Single-input current-sensing differential logic (SCSDL) [170], [171] after the CSDL [163]. Fig. 34 shows its schematic for a generic pull-down tree and the circuit structure for an  $n$ -input MAJORITY gate.
- Differential current-switch threshold logic (DCSTL) [164]–[166] (Fig. 35) after the DCSL [168], [169]. This is a differential cascove voltage swing (DCVS) [159] approach that restricts the voltage swing of the internal nodes for lowering the power consumption. DCSTL requires a single clock. Reported experiments from a 31-input AND show that DCSTL exhibits better power-delay product than the other two latch-based TLG implementations described above: LCTL [152] and CIALTL [157].
- Current-mode threshold logic (CMTL) [154] also uses two banks of parallel transistor for inputs and threshold

followed by sensing. Low power is achieve by limiting the voltage swing on interconnects and the internal nodes of the CMTL gates. Various clocked cross-coupled loads have led to discharged CMTL (DCMTL) and equalized CMTL (ECMTL).

These TLGs, based on current comparisons, are still sensitive to noise and mismatch of process parameters, which limit their maximum fan-in. For example, yield analysis for SCSDL implemented in 0.35  $\mu$ m CMOS have shown that fan-in  $\leq 14$ [170], [171]. Reliability can be improved by well-known analog layout and circuits techniques, where the devices behavior is matched (substrate voltage control, shield and isolations, layout of transistors with the same orientation, and use the same size for transistors, i.e., use multiple smaller transistors connected together to realize a larger device with reduced statistical parameter variations).

All the solutions detailed above (with the exception of [158]), fall under one of the following two cases: either compare the sum of weights with a threshold [154], [167], [171] (also [69], [70], [72], and [76]), or compare two weighted sums [152], [157], [161] (also [59]). An original solution improving over all of these (even over the solution presented in [158]) is to implement function f with one bank and  $\bar{f}$  with the other, while adding an NSL scheme both for  $f$  and  $f$  [153]. It is well known (e.g., see [34]) that inverting a TL function requires only to invert the inputs (and change the threshold). The fact that  $f$  and  $f$  always have transitions in opposite directions leads to increased speed and better noise margins. This method can be used with any of the differential techniques. As an example, this technique has been demonstrated in conjunction with the split-level precharge differential (SLPD) logic [160]. This is the split-precharge differential noise-immune threshold logic (SPD-NTL) gate [172] (Fig. 36). The power consumption is reduced to less than 10%. The gate is currently being test and will be used in the design of a four-layer 32-bit adder, a five-layer 64-bit adder [130], [131], and a 32-bit multiplier [132]. We estimate that the 32-bit adder will have an overall delay of less than 200 ps while dissipating less than 10 mW  $@$  5 GHz (i.e., when



Fig. 32. CIAL-TL from [157].



Fig. 33. Differential implementation from [167].

running continuously) in 0.13  $\mu$ m CMOS. The power reduction comes both from having fewer TLGs and from using the new SPD-NTL gates.2

Finally, a conceptually different implementation was proposed in [155] and [156]. The key computational concept is to use a floating-gate device as a programmable-switched conductance (as in [106] and [107]). By storing an analog value as the threshold of a floating gate device and applying a second digital value to the gate of the device, the conductance can be either zero or a preprogrammed analog value. These conductances store the weights associated to each input. Fig. 37 depicts the circuit schematic. Two parallel Flash-EEPROM banks implement the weighted sum of inputs with positive weights and the weighted sum of inputs with negative weights. The rest of the circuit, called the conductance comparator, provides for measuring conductance based on the current through the "memory" cells. The precision to which the threshold of a floating gate can be programmed determines the bit equivalent precision of the weights.

## V. OTHER IMPLEMENTATIONS

Many other approaches have been used for implementing TLG. As early as 1966, Jones has looked into superconducting



Fig. 34. SCSDL from [170] and [171].

implementations [20]. In particular, research on Josephson TLs has been well published [175], [176], [178], [179]. Other researchers have experimented with charge-coupled devices [173]. These can reach very low power, but are very low speed also. A survey can be found in [174]. Even optical [177], [181] and biological [180] TLGs have been investigated.

Currently, the emerging devices are single electron devices, RTDs, double layer tunneling transistors, and Schottky barrier MOSFET.

# *A. Single Electron Tunneling (SET) Solutions*

SET has been receiving increased attention because it combines large integration and ultra-low power dissipation. Operation of a SET device is based on the quantum-mechanical tunneling phenomena. This allows control of the current flowing through SET devices per individual electron, if desired. The fundamental physical principle of SET devices is the Coulomb Blockade [194], which results from the quantization of the elementary charge in an isolated node of a double junction



Fig. 35. DCSTL from [164] and [165].



Fig. 36. Split-precharge differential noise-immune threshold logic (SPD-NTL) from [153] and [172].

structure. To observe the blocking of the electron tunneling through the island, the charging energy of the island has to exceed the thermal energy, which at room temperature requires ultra-fine structures. Recently, the use of SET technology to TLCs have been proposed [182], [184]–[186], [192], [193], [196] and several implementations of TLGs have been presented. Many use a capacitor array for input summation, which are similar to the solutions reported in Section III, but differ in the way the thresholding operation is carried out [183].

A SET implementation of MAJORITY gates, similar to the static  $\nu$ MOS TLGs, is presented in [187]. The circuit consists of a capacitor array for input summation and a SET inverter for threshold operation. Fig. 38(a) shows a three-input MAJORITY gate. It consists of an input capacitor array (six capacitors  $C$ ) for input summation and a Tucker-type [194] inverter (tunnel junctions  $C_{j1}, \ldots, C_{j4}$  and capacitors  $C_1, C_2$ , and  $C_3$ ) for threshold operation. The input nodes  $P$  and  $Q$  of the inverter are coupled to  $V_1, V_2$ , and  $V_3$  through the input capacitances  $(C)$ , such that the potential of each input node is changed proportionally to the mean value of the inputs.

Klunder and Hoekstra [188] have proposed the use of the electron box as a programmable logic circuit (NAND and NOR functions) and, although not explicitly mentioned, arbitrary TLGs. It consists of an electron box [see Fig. 38(b)] in which the nontunneling capacitor has been divided into  $n + 1$  capacitors. For this type of circuit,  $V_{\text{out}} = (V_c C_c + \sum_{k=1}^n V_{\text{in},k} C_{\text{in},k} + q_i)/C_{\text{tot}}$  with and  $q_i$  the total charge of the island (equal to  $ne$ , with  $n$  the number of electrons that have left the island), assuming that the background charge and the initial charge are both zero. The circuit naturally compares  $V_{\text{out}}$ to  $e/(2C_{\text{tot}})$ , as an electron can tunnel through the junction if  $-e/(2C_{\text{tot}}) \ge V_{\text{out}} \ge e/(2C_{\text{tot}})$ . The values for  $V_c$  and for the capacitors can be selected to implement a given TL



Fig. 37. Conductance sensing using floating gates for the inputs from [155] and [156].

function. Correct operation at  $T = 0$ °K, logic input swing of 0.2 mV, and logic output swing of 1 mV was validated through simulation with SIMON [195].

Another  $n$ -input TLG was proposed in [189]. It requires one tunnel junction and  $n+2$  true capacitors [Fig. 38(c)]. The TL function performed by this circuit is the comparison of the voltages  $V_i$  across the tunnel junction and the critical voltage needed to enable tunneling. Both positive and negative weights can be implemented with this structure. Correct operation was also validated using SIMON [195], assuming  $T = 0$ °K and no background charge effects. It exhibits voltage levels of 0 V and 16 mV for the 0- and 1-logics, respectively. A full adder was reported as having a delay of 2 ns. When such TLGs are placed in a network structure, strong feedback effects occur, which could result in erroneous behavior. For solving this problem, an active buffer is used after the TLG [190]. Recently, a MAJORITY gate using a balanced pair of single electron boxes has also been proposed [191].

# *B. Resonant Tunneling Devices (RTDs)*

NRDs have been proposed for implementing TLGs as early as 1961 [44], followed by [198], [206], and [210] and more recently by [208] and [209]. The transistors currently in use are in fact potential barriers. If the width of such a "potential barrier" at the base becomes smaller than the wavelength of the electron (about 10 nm), the electrons will tunnel through (the tunnel effect discovered by Esaki [202], [203]). Such a small transistor will leak and it will not be possible to use it as a switch. Nanoelectronic devices in general, and RTD in particular, are designed to take advantage of exactly this effect. The simplest such device is the resonant tunneling diode, which consists of an emitter and collector region and a double tunnel barrier structure. This contains a narrow quantum well (about 5 nm), which allows electrons to travel through only at the resonant energy level. The characteristic of this device is similar to the Esaki tunnel diode, exhibiting a region of negative resistance, with a peak B and a valley C [Fig. 39(a)].

While RTD is the basic two-terminal negative differential resistance (NDR) device, it is also possible to introduce tunneling (at the base-emitter junction) within

- conventional bipolar devices, such as heterojunction bipolar transistors (HBTs);
- high-performance bipolar GaAs devices, such as hot-electron transistors (HETs);

and (at the gate-source junction)

• field-effect devices, such as modulation-doped field-effect transistors (MODFETs).

In this way, three-terminal NDR devices such as resonant tunneling bipolar transistors (RTBTs) or resonant HETs (RHETs) are obtained. Another approach commonly used is that RTD-based logic gate configurations are implemented by using cointegrated, but separate, RTD and HBT/MODFET devices.

Circuit applications of RTDs are mainly based on the monostable-bistable logic element (MOBILE) [197], [201]. The MO-BILE is a rising-edge-triggered current-controlled gate, which consists of two RTDs connected in series and is driven by a switching bias voltage  $V_{\text{bias}}$ , as shown in Fig. 39(b). The RTD is a two-terminal device without input–output capabilities. A specific logic functionality of a MOBILE is determined by





Fig. 38. (a) SET: three-input MAJORITY gate from [187] and (b) programmable gate from [188], and (c) n-input TLG from [189].

embedding an input stage, which modifies the peak current of one of the RTDs.

There are different options for implementing the MOBILE input stage, examples being:

- the series connection of an RTD with a heterojunction field-effect transistor (HFET);
- in parallel to the driver (or load); or
- the one selected to increase the fan-in [207].

When  $V_{\text{bias}}$  exceeds twice the peak voltage of the RTD, the monostable to bistable transition occurs and results in two self-stabilizing digital output states (on and off states). During a critical period when  $V_{bias}$  rises, the voltage at the output node  $V_{\text{bias}}$  goes to one of the two stable states (low and high corresponding to "0" and "1" in binary logic), depending on which NRD has a smaller peak current. As the peak of  $RTD_1$ can be controlled by an external input signal  $V_{\text{in}}$ , an inverter function can be obtained.

TLGs implemented with RTDs have been widely studied, as well as their noise margins [199]. Fig. 39(c) shows the RTD implementation of the threshold gate defined as  $y = \text{sgn}(x_1 +$ 



Fig. 39. (a) Current-voltage characteristic of an RTD, (b) an RTD-HFET, and (c) a threshold gate circuit from [207].

 $x_2 - x_3 - x_4 - \theta$ ). It is based on the same current controlled switching principle of the MOBILE and, for the sake of robustness mentioned above, is using an RTD-HFET input stage (instead of the original version from [200]). Input stages controlled by external inputs are placed in parallel to  $\text{RTD}_1$  and  $\text{RTD}_2$  (depending on whether the weight is positive or negative), allowing for the modification of the peak currents of both RTDs. As can be easily seen, there is a striking similarity with the  $\beta$ -comparator [Fig. 27(a)]. Other configurations are possible, but the major advantage comes from the fact that the NRD characteristic directly supports multiple valued logic style [211], making TL an ideal candidate.

RTDs are the most mature type of quantum-effect devices. They exhibit NDR at room temperature and have already been implemented [205]. A prototyping technique based on four MOS-NDR transistors has also been reported [204].

TABLE I CIRCUITS FABRICATED USING THRESHOLD LOGIC GATES

FUNCTION	CATEGORY	COMMENTS	REF.
Full adder	Static vMOS	double-poly process	[85]
Multiplier cell	Static vMOS	30% area of conventional	[89]
(plus FA)		worse power and speed	
8-input C-Muller Static vMOS		single nine input gate with feedback	[81]
		area, speed and power advantages over	
		conventional CMOS	
		0.8 µm process	
3-input EXOR	Clocked-	3 µm process	[76]
	vMOS	two stages of floating gate inverters	
Multiplier cell	Clocked-	50% are of conventional	[80]
(plus FA)	vMOS	better power over 50 MHz. Better speed	
Sensor array	vMOS	0.65 µm CMOS triple-metal double-poly	$[218]$
		process	
3 input	2-FGUVMOS	for low voltage applications	[66]
programable gate		transistor in subthreshold (its effective	
(NOR3, NAND3		threshold is change by UV)	
and CARRY)			
16 input	Conductance	weighths codified as charge in a floating	[106]
programable		gate	
neuron		2 µm process	
		only qualitative characterization	
		1 MHz	
8-input Muller C-Conductance		multi-output TLG	[100]
element		$1.6 \mu m$ process	
Analog rank	$\text{CTL}$	$1.2 \mu m$ process	[215]
order filter		compares favourably with other reported	
		designs	
MAJORITY	$_{\rm{CTL}}$	ORBIT 1.2 μm double-metal double-poly	[60]
		process	
$(31,5)$ parallel	$_{\rm CTL}$	1.2 µm double-poly AMS process	[57]
counter		Input rate: 16Mvectors/s	
		Area: $0.08$ mm <sup>2</sup>	
$(3x3)$ image filter CTL		1.2µm double-metal double-poly process	$[58]$

## VI. CONCLUSION

The present state of the art of TL shows a large diversity of solutions for coping with the two major drawbacks of TLGs: power dissipation and reduced noise margins. Several implementation results (representing only a small fraction) are reported in Table I. Some of the solutions presented in this survey are highly advanced: differential and even asynchronous (data-dependent and self-timed; see also [217]). TLG have clearly benefited from developments in the more general field of differential logic structures and will certainly continue to do so. Practically, the power dissipation should not be a major problem anymore. Solutions for enhancing the noise margins have also been proposed and could be used together with differential designs, but TLGs are more sensitive to noise than standard CMOS. Still, for a fair comparison, TLGs should be evaluated against advanced Boolean gates (BGs) such as, e.g., domino logic, and not against standard CMOS.

It is quite amazing how much effort, ingenuity, and tenacity has been spent/invested over several decades to make TL a success, let alone the remarkable diversity of technologies that have been tried and the numerous solutions designed. These efforts have tried to improve the power dissipation, the reduced noise margins, and the sensitivity to process variations. Clearly, fast and low-power TLGs are implementable. The major differences between one particular solution and another are the power-delay tradeoffs, conductance implementations being in general faster than the others (see [24]). Slow and very-low-power solutions (capacitive, differential, data-driven, and asynchronous) are also possible. Lastly, the other design parameter to consider is the fan-in. Only a few solutions allow for really large fan-ins, while most are somehow limited with respect to fan-in. Still, the claim that TLG should have a large fan-in comes from their original goal of mimicking the brain. Theoretical results [212] have shown that small fan-ins (fan-in  $= 6...9$ ) can lead to VLSI-optimal solutions. If this were the case, almost all the solutions presented in this survey would qualify.

In addition to hardware neurons, potential applications for TLCs start from general microprocessors, DSPs, and cores where addition, multiplication, and multiply-accumulate are at a premium. Others are floating point units for gaming workstations and graphics accelerators, which could clearly benefit from a boost in speed and/or reduced power. Among the dedicated applications, those that are computationally intensive immediately come to mind: encryption/decryption (RSA, ECC—elliptic curves cryptosystems, AES—Rijndael, etc.), convolution/deconvolution (FFT, DFT, DCT, etc.), compression/decompression (MPEG, etc.), and nonlinear filtering. For example, weighted order statistic filters that can be efficiently implemented with flip-flops and TLGs are widely used in image processing [215]. The first capacitive solution, invented in 1966 [6] and reinvented in 1991 [82], was used after improvements in a CMOS fingerprint sensor array [21]. The output-wired- inverters, discovered in 1973 [98] and rediscovered in 1988 [19], were used in MIPS R2010. Differential solutions were introduced in 1964 [162] and 1967 [158]. Of the many variations that followed, only the CMOS fingerprint sensor array has taken advantage of a differential approach [21]. The earliest pseudo-nMOS power reduction mechanism was introduced in 1975 [118] and has been improved too many times over the years, with a variation being recently used in the Itanium 2 microprocessor [36].

Still, this scarcity of commercial applications is not because TLGs have poor performances. As the results presented in this survey have shown, advanced TLGs can easily compete with BGs. So why are they not used? The answer to this question has its roots in the TL design approach, namely the fact that TLGs need full custom design and that there is a lack of high-level synthesis tools. The usefulness of TL as a design alternative, in general, will be determined not only by the availability, the cost, and the high capabilities of the basic building blocks (the TLGs), but significantly more by the existence of automatic synthesis tools that could take advantage of them. Many logic synthesis algorithms exist targeting conventional BGs, but few (if any) have

been developed for TLGs. The problem was addressed as early as the beginning of the 1970s [34] and several Ph.D. theses have investigated the topic , [213], [214], [216], [218], [219], [221], [222]. Unfortunately, it seems that almost nothing has been done since the 1970s. The two-level (depth-2) LSAT algorithm [220], inspired from techniques used in classical two-level minimization of Boolean circuits, is one remarkable exception. As long as the effort will be put only into improving the gates, there will be few chances for TLCs, except in some dedicated applications and maybe inside a few cores.

Lastly, because nano (and reconfigurable) computing will probably get center-stage positions in the (near) future, TL will surely benefit from that. As RTDs are already operating at room temperature (as opposed to SET), they appear to hold the most promise as a short-to-medium-term solution. The fact that TL is a perfect fit for RTDs will certainly help. This trend is proven by many projects funded by the NSF.

# ACKNOWLEDGMENT

The authors wish to thank the anonymous reviewers for their useful comments, as well as the following people, who have kindly looked over earlier versions of our manuscript: E. Fiesler, K. Goser, K. Kotani, M. Pădure, Y. Tsividis, P. Celinski, M. Johnson, J. López Garcia, and S. Aunet.

#### **REFERENCES**

- [1] M. J. Avedillo, J. M. Quintana, and A. Rueda, "Threshold logic," in *Wiley Encyclopedia of Electrical and Electronics Engineering*, J. G. Webster, Ed. New York, NY: Wiley, 1999, vol. 22, pp. 178–190. Available www.mrw.interscience.wiley.com/eeee/90/2290/W.2290-toc.html.
- [2] V. Beiu, "Threshold logic implementations: The early days," presented at the NIPS<sup>\*</sup>10, Vancouver, BC, Canada, Dec. 2003.
- -, "On existential and constructive neural complexity results," in *Proc. Int. Conf. Neural Networks & Computational Intelligence NCI'03*, O. Castillo, Ed.. Anaheim, CA, May 2003, pp. 63–72.
- [4] V. Beiu, *VLSI Complexity of Discrete Neural Networks*. New York: Gordon & Breach and Harwood Academic, to be published.
- [5] V. Beiu and J. G. Taylor, "On the circuit complexity of sigmoid feedforward neural networks," *Neural Networks*, vol. 9, pp. 1155–1171, Oct. 1996.
- [6] J. R. Burns and R. A. Powlus, "Threshold Circuit Utilizing Field Effect Transistors," U.S. Patent 3 260 863, July 12, 1966.
- [7] P. Celinski, S. Al-Sarawi, and D. Abbott, "Delay analysis of neuron-MOS and capacitive threshold-logic," in *Proc. Int. Conf. Electronics, Circuits & System ICECS'2000*, vol. 2, Jounieh-Kaslik, Lebanon, 2000, pp. 932–935.
- [8] K. W. Current, "Current-mode CMOS multiple-valued logic circuits," *IEEE J. Solid-State Circuits*, vol. 29, pp. 95–107, Feb. 1994.
- [9] H. M. Eckerlin, "Fluidic Threshold Gate," U.S. Patent 3 643 861, Feb. 22, 1972.
- [10] M. I. Elmasry, "Field Effect Current Mode Logic Gate," U.S. Patent 4 445 051, Apr. 24, 1984.
- [11] *Handbook of Neural Computation*, E. Fiesler and R. Beale, Eds., Inst. of Physics (IoP), New York, 1996. Available http://www.iop.org/ Books/CIL/HNC/html/hnc\_toce.htm.
- [12] K. F. Goser, C. Pacha, A. Kanstein, and M. L. Rossmann, "Aspects of system and circuits for nanoelectronics," *Proc. IEEE*, vol. 85, pp. 558–573, Apr. 1997.
- [13] E. Goto, "The parametron, a digital computer element which utilizes parametric oscillations," in *Proc. Inst. Radio Engineers*, vol. 47, 1959, pp. 1304–1316.
- [14] E. Goto, K. Murata, K. Nakazawa, K. Nakagawa, T. Moto-Oka, Y. Matsuoka, Y. Ishibashi, T. Soma, and E. Wada, "Esaki diode high-speed logic circuit," *IRE Trans. Electr. Comput.*, vol. 9, pp. 25–29, 1960.
- [15] D. Hampel and R. O. Winder, "Threshold logic," *IEEE Spectr.*, vol. 8, pp. 32–39, May 1971.
- [16] J. D. Heightley, "Threshold Logic Gate," U.S. Patent 3 597 626, Aug. 3, 1971.
- [17] S. Hu, *Threshold Logic*. Berkeley, CA: Univ. of California Press, 1965.
- [18] S. L. Hurst, "An introduction to threshold logic: A survey of present theory and practice," *Radio Electron. Eng.*, pp. 339–351, June 1969.
- [19] M. G. Johnson, "A symmetric CMOS NOR gate for high-speed applications," *IEEE J. Solid-State Circuits*, vol. 23, pp. 1233–1236, Oct. 1988.
- [20] L. J. Jones II, "Superconductive Threshold Logic Circuitry," Ph.D. Dissertation, Duke Univ., NC, 1966.
- [21] S. Jung, R. Thewes, T. Scheiter, K. F. Goser, and W. Weber, "A lowpower and high-performance CMOS fingerprint sensing and encoding architecture," *IEEE J. Solid-State Circuits*, vol. 34, pp. 978–984, July 1999.
- [22] M. Karnaugh, "Pulse-switching circuits using magnetic cores," in *Proc. IRE*, vol. 43, 1955, pp. 570–584.
- [23] W. M. Kistler, W. Gerstner, and J. L. van Hemmen, "Reduction of the Hodgkin-Huxley equations to a single-variable threshold model," *Neural Comput.*, vol. 9, pp. 1015–1045, July 1997.
- [24] A. H. Kramer, "Array-based analog computation: Principles, advantages and limitations," in *Proc. MicroeNeuro'96*, Lausanne, Switzerland, 1996, pp. 68–79.
- [25] L. A. Lev, A. Charnas, M. Tremblay, A. R. Dalal, B. A. Frederick, C. R. Srivatsa, D. Greenhill, D. L. Wendell, D. D. Pham, E. Anderson, H. K. Hingarh, I. Razzack, J. M. Kaku, K. Shin, M. E. Levitt, M. Allen, P. A. Ferolito, R. I. Bartolotti, R. K. Yu, R. J. Melanson, S. I. Shah, S. Nguyen, S. S. Mitra, V. Reddy, V. Ganesan, and W. J. de Lange, "A 64-b microprocessor with multimedia support," *IEEE J. Solid-State Circuits*, vol. 30, pp. 1227–1238, Nov. 1995.
- [26] M. H. Lewin, "Negative-resistance elements as digital computer components," in *Proc. Eastern & Estern Joint Computer Conf. EJCC'59* , Boston, MA, 1959, pp. 15–27.
- [27] -, "Logic Circuits Employing Negative Resistance Diodes,", Feb. 19, 1963.
- [28] P. M. Lewis II and C. L. Coates, *Threshold Logic*. New York: Wiley, 1967.
- [29] H. M. Martin, "Threshold Logic for Integrated Full Adder and the Like," U.S. Patent 3 609 329, Sept. 28, 1971.
- [30] R. H. Mattson, "Neuristor and Process for Making the Same," U.S. Patent 3 325 652, June 13, 1967.
- [31] W. S. McCulloch and W. Pitts, "A logical calculus of the ideas immanent in nervous activity," *Bull. Math. Biophysiol.*, vol. 5, pp. 115–133, 1943.
- [32] M. L. Minsky, "Neural nets and the brain-model problem," Ph.D. dissertation, Princeton Univ., Princeton, NJ, 1954.
- [33] C. Moffat, "A Survey of Nanoelectronics," Univ. College, London, U.K., TR94/2, 1994. Available http://ipga.phys.ucl.ac.uk/papers/rep94-2.pdf.
- [34] S. Muroga, *Threshold Logic and Its Applications*. New York: Wiley, 1971.
- [35] S. D. Naffziger, "Feedback-Induced Pseudo-nMOS Static (FIPNS) Logic Gate and Method," U.S. Patent 6 466 057, Oct. 15, 2002.
- [36] S. D. Naffziger, G. Colon-Bonet, T. Fischer, R. Reidlinger, T. J. Sullivan, and T. Grutkowski, "The implementation of the Itanium 2 microprocessor," *IEEE J. Solid-State Circuits*, vol. 37, pp. 1448–1460, Nov. 2002.
- [37] N. J. Nilsson, *Learning Machines*. New York: McGraw-Hill, 1965.
- [38] M. Pădure, C. Dan, S. Cotofană, M. Bodea, and S. Vassiliadis, "Capacitive threshold logic: A designer perspective," in *Proc. Int. Semiconductor Conf. CAS'99*, vol. 1, Sinaia, Romania, 1999, pp. 81–84.
- [39] W. Prost, U. Auer, F.-J. Tegude, C. Pacha, K. F. Goser, R. Duschl, K. Eberl, and O. G. Schmidt, "Tunneling diode technology," in *Proc. Int. Symp. Multiple-Valued Logic ISMVL'2001*, Warsaw, Poland, 2001, pp. 49–58.
- [40] F. Rosenblatt, "The perceptron: A probabilistic model for information storage and organization in the brain," *Psych. Revue*, vol. 65, pp. 386–408, June 1958.
- [41] J. L. Rosenfield, "Magnetic core pulse-switching circuits for standard packages," *IRE Trans. Electr. Comput.*, vol. 7, pp. 223–228, 1958.
- [42] K. D. Swartzel Jr., "Summing Amplifier," U.S. Patent 2 401 779, June 11, 1946.
- [43] R. Tevonian, "Dry reed logic and memory unit," *Western Electr. Engr.*, pp. 43–47, 1960.
- [44] T. B. Tomlinson, "Non-Linear Resistance Devices," U.S. Patent 3 011 075, Nov. 28, 1961.
- [45] R. H. Walden, "Charge Transfer Logic Gate," U.S. Patent 3 919 564, Nov. 11, 1975.
- [46] B. Widrow and M. E. Hoff Jr., "Adaptive switching circuits," in *Proc. IRE WESCON Convention Rec.*, 1960, pp. 96–104.
- [47] R. O. Winder, "Fundamentals of threshold logic," in *Applied Automata Theory*, J. T. Tou, Ed. New York: Academic, 1968, pp. 235–318.
- [48]  $\rightarrow$  "The status of threshold logic," *RCA Rev.*, vol. 30, pp. 62–84, 1969.
- [49] D. Hampel, K. J. Prost, and N. R. Scheinberg, "Threshold Logic Using Complementary MOS Device," U.S. Patent 3 900 742, Aug. 19, 1975.
- [50] J. M. Quintana, M. J. Avedillo, R. Jiménez, and E. Rodríguez-Villegas, "Practical low-cost CPL implementations of threshold logic functions," in *Proc. Great Lakes Symp. VLSI*, West Lafayette, 2001, pp. 139–144.
- [51] G. E. Sobelman and K. M. Fant, "Current Mode Null Convention Threshold Gate," U.S. Patent 5 640 105, June 17, 1997.
- -, "Null Convention Threshold Gate," U.S. Patent 5 656 948, Aug. 12, 1997.
- [53] G. E. Sobelman and K. Fant, "CMOS circuit design of threshold gates with hysteresis," in *Proc. Int. Symp. Circuits & Systems*, Monterey, CA, 1998, pp. 61–64.
- [54] U. Çilingiroğlu, "Capacitive synapses for microelectronic neural networks," in *Proc. Int. Symp. Circuits & Systems ISCAS'90*, New Orleans, LA, 1990, pp. 2982–2985.
- [55] -, "A purely capacitive synaptic matrix for fixed-weight neural networks," *IEEE Trans. Circuits Syst. II*, vol. 38, pp. 210–217, Apr. 1991.
- [56] Y. Leblebici, F. K. Gürkaynak, and D. Mlynek, "A compact 31-input programmable majority gate based on capacitive threshold logic," in *Proc. Int. Symp. Circuits & Systems ISCAS'98*, vol. 2, Monterey, CA, 1998, pp. 105–108.
- [57] Y. Leblebici, H. Özdemir, A. Kepkep, and U. Çilingiroglu, "A compact high-speed (31, 5) parallel counter circuit based on capacitive thresholdlogic gates," *IEEE J. Solid-State Circuits*, vol. 31, pp. 1177–1183, Aug. 1996.
- [58] Y. Leblebici, A. Kepkep, F. K. Gürkaynak, H. Özdemir, and U. Çilingiroglu, "A fully pipelined programmable real-time  $(3 \times 3)$  image filter based on capacitive threshold-logic gates," in *Proc. Int. Symp. Circuits & Systems ISCAS'97*, Hong Kong, 1997, pp. 2072–2075.
- [59] J. L. García, J. F. Ramos, and A. G. Bohórquez. A balanced capacitive threshold logic gate. presented at Proc. Eur. Conf. Design Circuits & Integrated Systems DCIS'2000. [Online]. Available: www.el.uma.es/Ppepefer/DCIS2000.pdf
- [60] H. Özdemir, A. Kepkep, B. Pamir, Y. Leblebici, and U. Çilingiroglu, "A capacitive threshold-logic gate," *IEEE J. Solid-State Circuits*, vol. 31, pp. 1141–1150, Aug. 1996.
- [61] A. Stokman, "Implementation of threshold logic," M.Sc. Thesis, Delft Univ. Technol., Delft, The Netherlands, 1998. Available: ce-serv.et.tudelft.nl/orsres/1998/cont\_STOK\_2355.ps.gz or ce-serv.et. tudelft.nl/~sorin/ms/sander/Main.ps.gz.
- [62] A. Stokman, S. Cotofană, and S. Vassiliadis, "A versatile threshold logic gate," in *Proc. Int. Semiconductor Conf. CAS'98*, Sinaia, Romania, 1998, pp. 163–166.
- [63] Y. P. Tsividis, "Switched Neural Networks," U.S. Patent 4 873 661, Oct. 10, 1989.
- [64] Y. P. Tsividis and D. Anastassiou, "Switched-capacitor neural networks," *Electron. Lett.*, vol. 23, pp. 958–959, Aug. 1987.
- [65] K. Aoyama, "A reconfigurable logic circuit based on threshold elements with a controlled floating gate," in *Proc. Int. Symp. Circuits & Systems ISCAS 2002*, vol. 5, Scottsdale, AZ, 2002, pp. 381–384.
- [66] S. Aunet, Y. Berg, and T. Saether, ""Floating-gate low-voltage/lowpower linear threshold element for neural computation," in *Proc. Int. Symp. Circuits & Systems ISCAS 2002*, vol. 2, Scottsdale, AZ, 2002, pp. 528–531.
- [67] R. Baumgartner, "Capacitive circuit architectures for realization of compact ripple-flash analog-digital converters," Ph.D. dissertation, Worcester Polytechnic Inst., Worcester, MA, 2001.
- [68] P. Celinski, S. Al-Sarawi, D. Abbot, and J. F. Lopez, "Low depth carry lookahead addition using charge recycling threshold logic," in *Proc. Int. Symp. Circuits & Systems ISCAS'2002*, vol. 1, AZ, 2002, pp. 469–472.
- [69] P. Celinski, J. F. López, S. Al-Sarawi, and D. Abbott, "Low power, high speed, charge recycling CMOS threshold logic gate," *Electron. Lett.*, vol. 37, pp. 1067–1069, Aug. 2001.
- [70]  $\longrightarrow$ , "Compact parallel  $(m, n)$  counters based on self-timed threshold logic," *Electron. Lett.*, vol. 38, pp. 633–635, June 2002.
- [71] P. Celinski, "Implementation of High Performance Digital VLSI Systems Using Threshold Logic," Ph.D. in Progress, Dept. E&EE, Univ. of Adelaide, Australia. Available: www.eleceng.adelaide.edu.au/Personal/celinski.
- [72] H. Y. Huang and T. N. Wang, "CMOS capacitor coupling logic  $(C^3L)$ logic circuits," in *Proc. Asia-Pacific Conf. on ASIC AP-ASIC 2000*, Cheju, Korea, 2000, pp. 33–36.
- [73] B.-S. Kong, J.-S. Choi, S.-J. Lee, and K. Lee, "Charge-recycling differential logic (CRDL) for low-power application," *IEEE J. Solid-State Circuits*, vol. 31, pp. 1267–1276, Sept. 1996.
- [74] B.-S. Kong, J.-D. Im, Y.-C. Kim, S.-J. Jang, and Y.-H. Jun, "Asynchronous sense differential logic," in *Proc. Int. Solid-State Circuit Conf. ISSCC'99*, San Francisco, CA, 1999, pp. 284–285.
- [75] K. Kotani, T. Shibata, M. Imai, and T. Ohmi, "Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment," in *Proc. Int. Solid-State Circuit Conf. ISSCC'95*, San Francisco, CA, 1995, pp. 320–321, 388.
- [76] -, "Clocked-controlled neuron-MOS logic gates," IEEE Trans. Cir*cuits Syst. II*, vol. 45, pp. 518–522, Apr. 1998.
- [77] H.-Y. Kwon, K. Kotani, T. Shibata, and T. Ohmi, "Low power neuron-MOS technology for high-functionality logic gate synthesis," *IEICE Trans. Electron.*, vol. E80-C, pp. 924–929, July 1997.
- [78] R. Lashevsky, K. Takaara, and M. Souma, "Neuro MOSFET as a way to design a threshold gate with the threshold and the input weights alterable in real time," in *Proc. Asia-Pacific Conf. on Circuits & Systems APCCAS'98*, Chiangmai, Thailand, 1998, pp. 263–266.
- [79] A. Luck, R. Thewes, and W. Weber, "Threshold Logic Circuit with Low Space Requirement," U.S. Patent 5 986 464, Nov. 16, 1999.
- [80] A. Luck, S. Jung, R. Brederlow, R. Thewes, K. Goser, and W. Weber, "On the design robustness of threshold logic gates using multi-input floating gate MOS transistors," *IEEE Trans. Electron. Devices*, vol. 47, pp. 1231–1240, June 2000.
- [81] E. Rodríguez-Villegas, G. Huertas, M. J. Avedillo, J. M. Quintana, and A. Rueda, "A practical floating-gate Muller-C element using  $\nu$ MOS threshold gates," *IEEE Trans. Circuits Syst. II*, vol. 48, pp. 102–106, Jan. 2001.
- [82] T. Shibata and T. Ohmi, "An intelligent MOS transistor featuring gate-level weighted sum and threshold operations," in *IEDM Tech. Dig.*, 1991, pp. 919–922.
- , "A functional MOS transistor featuring gate-level weighted sum and threshold operations," *IEEE J. Solid-State Circuits*, vol. 39, pp. 1444–1455, June 1992.
- [84] T. Shibata, K. Kotani, and T. Ohmi, "Real-time reconfigurable logic circuits using neuron MOS transistors," in *Proc. Int. Solid-State Circuit Conf. ISSCC'93*, San Francisco, CA, Feb. 1993, pp. 238–239.
- [85] T. Shibata and T. Ohmi, "Neuron MOS binary-logic integrated circuits—Part I: Design fundamentals and soft-hardware-logic circuit implementation," *IEEE Trans. Electron. Devices*, vol. 40, pp. 570–576, Mar. 1993.
- [86] -, "Neuron MOS binary-logic integrated circuits-Part II: Simplifying techniques of circuit configuration and their practical applications," *IEEE Trans. Electron. Devices*, vol. 40, pp. 974–979, May 1993.
- [87] R. Thewes, S. Prange, E. Wohlrab, and W. Weber, "Circuit for Comparing Two Electrical Quantities Provided by a First Neuron MOS Field Effect Transistor and a Reference Source," U.S. Patent 5 990 709, Nov. 23, 1999.
- [88] W. Weber, S. Prange, R. Thewes, and E. Wohlrab, "A neuron MOS transistor-based multiplier cell," in *IEDM Tech. Dig.*, 1995, pp. 21.5.1–21.5.4.
- [89] W. Weber, S. J. Prange, R. Thewes, E. Wohlrab, and A. Luck, "On the application of neuron MOS transistor principle for modern VLSI design, *IEEE Trans. Electron. Devices*, vol. 43, pp. 1700–1708, Oct. 1996.
- [90] W. Weber, R. Thewes, and A. Luck, "Threshold Logic with Improved Signal-to-Noise Ratio," U.S. Patent 6 078 190, June 20, 2000.
- [91] N.-E. Belabbès, A. J. Guterman, Y. Savaria, and M. R. Dagenais, "Ratioed voter circuit for testing and fault-tolerance in VLSI processing arrays," *IEEE Trans. Circuits Syst. I*, vol. 43, pp. 143–152, Feb. 1996.
- [92] J. S. Britton, "CMOS Comparator," U.S. Patent 4 031 511, June 21, 1977.
- [93] C. Burwick, M. Thomas, J. Dienstuhl, and K. F. Goser, "Threshold-gates in arithmetic circuits," in *Proc. Int. Conf. Electronics, Circuits & Systems ICECS'01*, Valletta, Malta, 2001, pp. 909–912.
- [94] R. P. Forester, "Threshold and Majority Gate Elements and Logical Arrangements Thereof," U.S. Patent 3 644 923, Feb. 22, 1972.
- [95] Ch. L. Lee and Ch.-W. Jen, "Bit-sliced median filter design based on majority gate," *Proc. Inst. Elect. Eng.*, pt. G, vol. 139, pp. 63–71, Feb. 1992.
- [96] -, "Device programmable CMOS threshold gate for order statistic filtering," in *IEEE Winter Workshop on Nonlinear Digital Signal Processing*, Tampere, Finland, 1993, pp. 5.2-1.1–5.2-1.5.
- [97] -, "CMOS threshold gates and networks for order statistics filtering," *IEEE Trans. Circuits Syst. I*, vol. 41, pp. 453–456, June 1994.
- [98] J. B. Lerch, "Threshold Gate Circuits Employing Field-Effect Transistors," U.S. Patent 3 715 603, Feb. 6, 1973.
- [99] J. M. Quintana, M. J. Avedillo, A. Rueda, and S. Baena, "Hazard-free edge-triggered D flipflop based on threshold gates," *Electron. Lett.*, vol. 30, pp. 1390–1391, Aug. 1994.
- [100] J. M. Quintana, M. J. Avedillo, A. Rueda, and C. Baena, "Practical low-cost CMOS realization of complex logic functions," in *Proc. Eur. Conf. Circuit Theory & Design ECCTD'95*, Istanbul, Turkey, 1995, pp. 51–54.
- [101] S. Satyanarayana, Y. P. Tsividis, and H. P. Graf, "A reconfigurable VLSI neural network," *IEEE J. Solid-State Circuits*, vol. 27, pp. 67–81, Jan. 1992.
- [102] K. J. Schultz and K. C. Smith, "A CMOS binary adder using quaternary ganged-logic internal node," in *Proc. Int. Symp. Multiple-Valued Logic ISMVL'89*, Guangzhou, China, 1989, pp. 356–359.
- [103] K. J. Schultz, R. J. Francis, and K. C. Smith, "Ganged CMOS: Trading standby power for speed," *IEEE J. Solid-State Circuits*, vol. 25, pp. 870–873, June 1990.
- [104] Y. P. Tsividis, "Switched Networks," U.S. Patent 4 903 226, Feb. 20, 1990.
- [105] R. Zuleeg and J. K. Notthoff, "Symmetrical Input NOR/NAND Gate Circuit," U.S. Patent 4 038 563, July 26, 1977.
- [106] V. Bohossian, P. Hasler, and J. Bruck, "Programmable neural logic," *IEEE Trans. Component, Packaging, Manuf. Technol. Part B*, vol. 21, pp. 346–351, Nov. 1998. Preliminary version in *Proc. Int. Conf. Innovative Systems in Silicon*, Austin, TX, 1997, pp. 13–21.
- [107] V. Bohossian, "Neural logic: Theory and implementation," Ph.D. dissertation, Cal Tech, 1998. Available www.paradise.caltech.edu/papers/vincent\_thesis.ps.
- [108] J. T. Bridges, J. E. Maguire, and P. C. Rossbach, "Decoder/Comparator and Method of Operation," U.S. Patent 5 291 076, Mar. 1, 1994.
- [109] E. Fang, "Low-Power, Compact Digital Logic Topology That Facilitates Large Fan-In and High-Speed Circuit Performance," U.S. Patent 5 670898, Sept. 23, 1997.
- [110] P. D. Kartschoke and N. J. Rohrer, "Low Power Pre-Discharged Ratio Logic," U.S. Patent 5 572 150, Nov. 5, 1996.
- [111] "Techniques for reduced power and increased speed in dynamicand ratio-logic circuits," in *Proc. Midwest Symp. Circuits & Systems MWSCAS'96*, Ames, IA, 1996, pp. 175–178.
- [112] B. Y. Nguyen, "Low Power Consumption and High Speed NOR Gate Integrated Circuit," U.S. Patent 5 408 145, Apr. 18, 1995.
- [113] S. B. Raza and H. Nazarian, "High-Speed Ratio Logic Structures with Static and Dynamic Pull-Ups and/or Pull-Downs Using Feedback," U.S. Patent 5 654 652, Sept. 27, 1995.
- [114] S. E. Schuster and P. W. Cook, "Low-power synchronous-to-asynchronous-to-synchronous interlocked pipelined CMOS circuits operating at 3.3–4.5 GHz," *IEEE J. Solid-State Circuits*, vol. 38, pp. 622–630, Apr. 2003.
- [115] W. C. Seelbach and B. K. Hansen, "Majority Logic Gate," U.S. Patent 4 423 339, Dec. 27, 1983.
- [116] G. E. Sobelman and K. M. Fant, "Null Convention Threshold Gate," U.S. Patent 5 656 948, Aug. 12, 1997.
- [117] G. E. Sobelman and J. J. Hinze, "Semi-Dynamic and Dynamic Threshold Gates with Modified Pull-Up Structures," U.S. Patent 6 262 593, July 17, 2001.
- [118] T. Takemoto, "MOS Type Semiconductor IC Device," U.S. Patent 3 911 289, Oct. 7, 1975.
- [119] R. N. de Tavares, M. Berkelaar, and J. Jees, "Low power PLA," in *Proc. IEEE Int. Workshop Logic Synthesis IWLS'98*, Lake Tahoe, CA, 1998, pp. 436–439.
- [120] R. N. de Tavares and M. Berkelaar, "Reducing power consumption for PLAs," in *Proc. ProRISC/IEEE Workshop Circuits, Systems and Signal Processing CSSP'98*, Mierlo, The Netherlands, 1998, pp. 535–539.
- [121] A. W. Vinal, "High Speed Complementary Filed Effect Transistor Logic Circuits," U.S. Patent 5 001 367, Mar. 19, 1991.
- [122] J.-S. Wang, C.-Y. Wu, and M.-K. Tsai, "CMOS nonthreshold logic (NTL) and cascode nonthreshold logic (CNTL) for high-speed applications," *IEEE J. Solid-State Circuits*, vol. 24, pp. 779–786, June 1989.
- [123] J. T. Wong, F. Fontana, and H. Law, "High Speed NOR Gate with Small Output Voltage Swings," U.S. Patent 5 432 463, July 11, 1995.
- [124] V. Beiu, "Ultra-fast noise immune CMOS threshold gates," in *Proc. Midwest Symp. Circuits & Systems MWSCAS'2000*, vol. 3, Lansing, MI, 2000, pp. 1310–1313.
- [125]  $\longrightarrow$ , "High-speed noise robust threshold gates," in *Proc. Int. Semiconductor Conf. CAS'2000*, vol. 1, Sinaia, Romania, 2000, pp. 79–82. Best Paper Award.
- [126]  $\longrightarrow$ , "On higher order noise immune perceptrons," in *Proc. Int. Joint Conf. Neural Networks IJCNN'01*, Washington, DC, 2001, pp. 246–251.
- [127] -, "Adder and Multiplier Circuits Employing Logic Gates Having Discrete, Weighted Inputs and Methods of Performing Combinatorial Operations Therewith," U.S. Patent 6 205 458, Mar. 20, 2001.
- [128] —, "Logic Gate Having Reduced Power Dissipation and Method of Operation Thereof," U.S. Patent 6 259 275, July 10, 2001.
- [129] -, "Noise Tolerant Conductance-Based Logic Gate and Methods of Operation and Manufacturing Thereof," U.S. Patent 6 430 585, Aug. 6, 2002.
- [130] -, "Adder Having Reduced Number of Internal Layers and Method of Operation Thereof," U.S. Patent 6 438 572, Aug. 20, 2002.
- [131] -, "Adder Circuit Employing Logic Gates Having Discrete Weighted Inputs and a Method of Operation Therewith," U.S. Patent 6 502 120, Dec. 31, 2002.
- [132] -, "Microprocessor and Digital Signal Processor Including Adder and Multiplier Circuits Employing Logic Gates Having Discrete and Weighted Inputs," U.S. Patent 6 516 331, Feb. 4, 2003.
- [133] H. Chung and K. Lee, "Programmable Multilayer Neural Network," U.S. Patent 5 448 682, Sept. 5, 1995.
- [134] H. Chung and S. Pack, "Floating Point Adder Circuit Using Neural Network," U.S. Patent 5 086 405, Feb. 4, 1992.
- [135] S. Goodwin-Johansson, "Circuit to Perform Variable Threshold Logic," U.S. Patent 4 896 059, Jan. 23, 1990.
- [136] H. Jeong, "Neural Network Implementation of a Binary Adder," U.S. Patent 5 016 211, May 14, 1991.
- [137] -, "Adaptive Associative Memory Comprising Synapses of CMOS Transistors," U.S. Patent 5 034 918, 23, 1991.
- [138] -, "Digital Multiplier Employing CMOS Transistors," U.S. Patent 5 095 457, Mar. 10, 1992.
- [139] N. Ko, A. Pua, A. Hill, and P. Srivastava, "Hybrid dual-threshold techniques for high-performance processors with low-power features," in *Proc. Int. Symp. Low-Power Electronics & Design ISLPED'97*, Monterey, CA, 1997, pp. 307–311.
- [140] L. A. Lev, "Fast Static Cascode Logic Gate," U.S. Patent 5 438 283, Aug. 1, 1995.
- [141] K. Nakajima and S. Sato, "CMOS Majority Circuit," U.S. Patent 6 320 409, Nov. 20, 2001.
- [142] T. D. Simon and T. F. Knight. A Fast Static Logic Gate. MIT Tr. Note #57. [Online]. Available: www.cs.caltech.edu/research/ic/transit/tn57/tn57.html
- [143] T. D. Simon, "A fast static CMOS NOR gate," in *Proc. Brown/MIT Conf. Advanced Research VLSI and Parallel Systems*, T. Knight and J. Savage, Eds. Cambridge, MA, 1992, pp. 180–192.
- [144] V. I. Varshavsky, " $\beta$ -driven threshold elements," in *Proc. Great Lakes Symp. VLSI GLSVLSI'98*, Lafayette, LA, 1998, pp. 52–58.
- [145]  $\rightarrow$  "CMOS artificial neuron on the base of  $\beta$ -driven threshold element," *Proc. IEEE Int. Conf. System, Man & Cybernetics SMC'98*, vol. 2, pp. 1857–1861, 1998.
- [146]  $\rightarrow$  "Simple CMOS learnable threshold element," in *Proc. Int. ICSC/IFAC Symp. Neural Computations NC'98*, Vienna, Austria, 1998, pp. 639–644.
- [147] V. I. Varshavsky and V. Marakhovsky, " $\beta$ -CMOS artificial neuron and implementability limits," in *Proc. Int. Workconference Artificial Neural Networks IWANN'99*, vol. 2, Alicante, Spain, 1999, pp. 117–128.
- [148]  $\rightarrow$  "Implementability restrictions of the  $\beta$ -CMOS artificial neuron," in *Proc. Int. Conf. Electronics, Circuits & Systems ICECS'99*, vol. 1, Pafos, Cyprus, 1999, pp. 401–405.
- [149] -, " $\beta$ -CMOS implementation of artificial neurons," in *Proc. AeroSense'99*, vol. SPIE-3722, Orlando, FL, 1999, pp. 210–221.
- [150] V. I. Varshavsky, "Threshold Element and Method of Designing the Same," U.S. Patent 6 338 157, Jan. 8, 2002.
- [151]  $\longrightarrow$ , "Artificial Neuron on the Base of  $\beta$ -Driven Threshold Element," U.S. Patent 6 452 237, Sept. 17, 2002.
- [152] M. J. Avedillo, J. M. Quintana, A. Rueda, and E. Jiménez, "A low-power CMOS threshold-gate," *Electron. Lett.*, vol. 31, pp. 2157–2159, Dec. 1995.
- [153] V. Beiu, "Low-Power Differential Conductance-Based Logic Gate and Method of Operation Thereof," U.S. Patent U.S. 6 580 296, June 17, 2003.
- [154] S. Bobba and I. N. Hajj, "Current-mode threshold logic gates," in *Proc. Int. Conf. Computer Design ICCD'2000*, Austin, TX, 2000, pp. 235–240.
- [155] V. Fabbrizio, F. Raynal, X. Mariaud, A. Kramer, and G. Colli, "Lowpower, low-voltage conductance mode CMOS analog neuron," in *Proc. MicroNeuro'96*, Lausanne, Switzerland, 1996, pp. 111–115.
- [156] V. Fabbrizio, G. Colli, and A. Kramer, "Low-Voltage, Very-Low-Power Conductance Mode Neuron," U.S. Patent 6 032 140, Feb. 29, 2000.
- [157] J. F. Ramos, J. A. H. López, M. J. Martín, J. C. Tejero, and A. G. Bohórquez, "A threshold logic gate based on clocked coupled inverters," *Int. J. Electron.*, vol. 84, pp. 371–382, Apr. 1998.
- [158] R. Z. Fowler and E. W. Seymour, "Direct Coupled Current Mode Logic," U.S. Patent 3 321 639, May 23, 1967.
- [159] L. Heller, W. Griffin, J. Davis, and N. Thoma, "Cascode voltage switch logic: A differential CMOS logic family," in *Proc. Int. Solid-State Circuit Conf. ISSCC'84*, San Francisco, CA, 1984, pp. 16–17.
- [160] J. Lee, J. Park, B. Song, and W. Kim, "Split-level precharge differential logic: A new type of high-speed charge-recycling differential logic," *IEEE J. Solid-State Circuits*, vol. 36, pp. 1276–1280, Aug. 2001.
- [161] J. A. H. López, J. G. Tejero, J. F. Ramos, and A. G. Bohórquez, "New types of digital comparators," in *Proc. Int. Symp. Circuits & Systems ISCAS'95*, vol. 1, Seattle, WA, 1995, pp. 29–32.
- [162] V. J. Modiano, "Majority Circuit Using a Constant Current Bias," U.S. Patent 3 155 839, Nov. 3, 1964.
- [163] J. Park, J. Lee, and W. Kim, "Current sensing differential logic (CSDL)," in *Proc. Int. Symp. Circuits & Systems ISCAS'98*, Monterey, CA, 1998, pp. 129–132.
- [164] M. Pădure, S. Coțofană, C. Dan, M. Bodea, and S. Vassiliadis, "A new latch-based threshold logic family," in *Proc. Int. Semiconductor Conf. CAS'01*, vol. 2, Sinaia, Romania, 2001, pp. 531–534.
- [165] M. Pădure, S. Coțofană, S. Vassiliadis, C. Dan, and M. Bodea, "A lowpower threshold logic family," in *Proc. Int. Conf. Electronics, Circuits & Systems ICECS 2002*, Dubrovnik, Croatia, 2002, pp. 657–660.
- [166] M. Pădure, "Threshold Logic Arithmetic Units," Ph.D. Dissertation (in progress), EE Dept., Technische Universiteit Delft., Delft. Available ce.et.tudelft.nl/~marius/.
- [167] S. Prange, R. Thewes, E. Wohlrab, and W. Weber, "Circuit Arrangement for Realizing Logic Elements That Can be Represented by Threshold Value Equations," U.S. Patent 5 991 789, Nov. 23, 1999.
- [168] D. Somasekhar and K. Roy, "Differential current switch logic: A low DCVS logic family," *IEEE J. Solid State*, vol. 31, pp. 981–991, July 1996.
- [169] D. Somasekhar, K. Roy, and J. Sugisawa, "Differential Current Switch Logic Gate," , Jan. 11, 2000. U.S. Patent 6 014 041.
- [170] R. Strandberg and J. Yuan, "Single input current-sensing differential logic (SCSDL)," in *Proc. Nordic Event on ASIC Design NORCHIP'99*, Oslo, Norway, 1999, pp. 328–333.
- [171] -, "Single input current-sensing differential logic (SCSDL)," in *Proc. Int. Symp. Circuits & Systems ISCAS'2000*, vol. 1, Geneva, Switzerland, 2000, pp. 764–767.
- [172] S. Tatapudi and V. Beiu, "Split-precharge differential noise-immune threshold logic gate (SPD-NTL)," in *Proc. Int. Workconference Artifical Neural Networks IWANN'03*, vol. 2, Menorca, Spain, June 2003, pp. 49–56.
- [173] M. H. Abd-El-Barr, "On the design of multi-valued ccd logic circuits," Ph.D. dissertation, Univ. of Toronto, Toronto, ON, Canada, 1986.
- [174] M. H. Abd-El-Barr and Z. G. Vranesic, "Charge-coupled device implementation of multivalued logic systems," *Proc. Inst. Elect. Eng.*, pt. E, vol. 136, pp. 306–315, July 1989.
- [175] N. Fujimaki, S. Kotani, T. Imamura, and S. Hasuo, "Josephson modified variable threshold logic gates for use in ultra high speed LSI," *IEEE Trans. Electron. Devices*, vol. 36, pp. 433–446, Feb. 1989.
- [176] Y. Harada and E. Goto, "Artificial neural network circuits with Josephson devices," *IEEE Trans. Magn.*, vol. 27, pp. 2863–2866, Mar. 1991.
- [177] M. H. Hassoun, "Optical threshold gates and logical signal processing," Ph.D. dissertation, Wayne State University, Detroit, MI, 1986.
- [178] Y. Hatano, Y. Harada, K. Yamashita, Y. Tarutani, and U. Kawabe, "A  $4$ -bit  $\times$  4-bit multiplier and 3-bit counter in Josephson threshold logic," *IEEE J. Solid-State Circuits*, vol. 22, pp. 606–612, Aug. 1987.
- [179] B. S. Landman, "Josephson Device Threshold Logic," U.S. Patent 3 868 515, Feb. 25, 1975.
- [180] M. Okamoto, "Development of biochemical threshold-logic device capable of storing short-memory," in *Proc. IEEE Engineering in Medicine and Biology Society (EMBS'90)*, Philadelphia, PA, 1990, pp. 1770–1771.
- [181] D. Psaltis and N. H. Farhat, "Optical information processing based on associative-memory model of neural nets with thresholding and feedback," *Opt. Lett.*, vol. 10, pp. 98–100, Feb. 1985.
- [182] S. Bandyopadhyay, V. P. Roychowdhury, and X. Wang, "Computing with quantum dots: Novel architectures for nanoelectronics," *Phys. Low-Dimen. Struct.*, vol. 8/9, pp. 29–82, 1995.
- [183] M. J. Goossens, "Analog Neural Networks in Single-Electron Tunneling Technology," Ph.D. Dissertation, Delft Institute of Microelectronics and Submicron Technology (DIMES), Delft, The Netherlands, 1998.
- [184] M. J. Goossend, C. J. M. Verhoeven, and A. H. M. van Roermund, "Concepts for ultra low-power and very-high-density single-electron neural networks," in *Proc. Int. Symp. Nonlinear Theory and Its Applications NOLTA'95*, Las Vegas, NV, 1995, pp. 679–682.
- [185]  $\frac{185}{185}$  (Single electron tunneling technology for neural networks," in *Proc. MicroNeuro'96*, Lausanne, Switzerland, 1996, pp. 125–130.
- [186] M. J. Goossens, J. H. Ritskes, C. J. M. Verhoeven, and A. H. M. van-Roermund, "Neural networks with periodic single-electron tunneling transistors," in *Proc. Eur. Conf. Circuit Theory & Design ECCTD'97*, Budapest, Hungary, 1997, pp. 936–941.
- [187] H. Iwamura, M. Akazawa, and Y. Amemiya, "Single-electron majority logic circuits," *IEICE Trans. Electron.*, vol. E-81C, pp. 42–48, Jan. 1998.
- [188] R. H. Klunder and J. Hoekstra, "Programmable logic using a SET electron box," in *Proc. Int. Conf. Electronics, Circuits & Systems ICECS*, vol. 1, Valletta, Malta, 2001, pp. 185–188.
- [189] C. Lageweg, S. Cotofană, and S. Vassiliadis, "A linear threshold gate implemented in single electron technology," in *Proc. IEEE-CS Annual Workshop VLSI WVLSI'01*, Orlando, FL, 2001, pp. 93–98.
- [190]  $\longrightarrow$ , "A full adder implementation using SET based linear threshold gates," in *Proc. Int. Conf. Electronics, Circuits & Systems ICECS 2002*, Dubrovnik, Croatia, 2002, pp. 665–668.
- [191] T. Oya, T. Asai, T. Fukui, and I. Ameniyaa, "A majority-logic nanodevice using a balance pair of single-electron boxes," *J. Nanosci. Nanotech.*, vol. 2, pp. 333–342, June–Aug. 2002.
- [192] A. H. M. van Roermund and J. Hoekstra, "From nanotechnology to nanoelectronic systems, for sets to neural nets," in *Proc. Int. Symp. Circuits & Systems ISCAS'00*, vol. 1, Geneva, Switzerland, 2000, pp. 8–11.
- [193] E. Rouw, R. van de Haar, A. H. M. van Roermund, R. Klunder, and J. Hoekstra, "Neural nets using SET technology," in *Proc. ProRISC/IEEE Workshop Circuits, Systems, and Signal Processing*, Mierlo, The Netherlands, 1999, pp. 685–689.
- [194] J. R. Tucker, "Complementary digital logic based on the Coulomb blockade," *J. Appl. Phys.*, vol. 72, pp. 4399–4413, Nov. 1992.
- [195] C. Wasshuber, H. Kosina, and S. Selberherr, "SIMON: A simulator for single-electron device and circuit," *IEEE Trans. Computer-Aided Design* , vol. 16, pp. 937–944, Sept. 1997.
- [196] T. Yamada and Y. Amemiya, "A multiple-valued hopfield network device using single-electron circuits," *IEICE Trans. Electron.*, vol. E-82C, pp. 1615–1622, Sept. 1999.
- [197] T. Akeyoshi, K. Maezawa, and T. Mizutani, "Weighted sum threshold logic operation of MOBILE's (monostable-bistable transition logic element) using resonant-tunneling transistors," *IEEE Electron. Device Lett.*, vol. 14, pp. 475–477, Oct. 1993.
- [198] J. J. Amodei, "Electrical Circuits Using Negative Resistance Diode-Transistor Combination," U.S. Patent 3 315 100, Apr. 18, 1967.
- [199] M. Bhattacharya and P. Mazumder, "Noise margins of threshold gates containing resonant tunneling diodes," *IEEE Trans. Circuit Syst. II*, vol. 47, pp. 1080–1085, Oct. 2000.
- [200] K. J. Chen, T. Waho, K. Maezawa, and M. Yamamoto, "An exclusive-OR logic circuit based on controlled quenching of series-connected negative differential resistance device," *IEEE Electron. Device Lett.*, vol. 17, pp. 309–311, June 1996.
- [201] K. Chen, T. Akeyoshi, and K. Maezawa, "Monostable-bistable transition logic elements (MOBILE's) based on monolithic integration of resonant tunneling diodes and FET's," *Jpn. J. Appl. Phys., Pt. I*, vol. 34, pp. 1199–1203, Feb. 1995.
- [202] L. Esaki, "New phenomenon in narrow germanium p-n junctions," *Phys. Rev.*, vol. 109, pp. 603–604, Jan. 15, 1958.
- [203] L. Esaki and R. Tsu, "Superlattices and negative differential conductivity in semiconductors," *IBM J. Res. Develop.*, vol. 14, pp. 61–65, Jan. 1970.
- [204] A. F. González, M. Bhattacharya, S. Kulkarni, and P. Mazumder, "CMOS implementation of a multiple-valued logic signed-digit full adder based on negative-differential-resistance devices," *IEEE J. Solid-State Circuits*, vol. 36, pp. 924–932, June 2001.
- [205] T. Itoh, T. Waho, K. Maezawa, and M. Yamamoto, "10-GHz operation of multiple-valued quantizers using resonant-tunneling devices," *IEICE Trans. Inform. Syst.*, vol. E82-D, pp. 949–954, 1999.
- [206] T. A. Jeeves, "High-Speed Tunnel Diode Adder," U.S. Patent 3 280 316, Oct. 18, 1966.
- [207] P. Mazumder, S. Kulkarni, M. Bhattacharya, J. P. Sun, and G. I. Haddad, "Digital circuit applications of resonant tunneling devices," *Proc. IEEE*, vol. 86, pp. 664–686, Apr. 1998.
- [208] C. Pacha, U. Auer, C. Burwick, P. Glösekötter, A. Brennemann, W. Prost, F.-J. Tegude, and K. F. Goser, "Threshold logic circuit design for parallel adders using resonant tunneling devices," *IEEE Trans. VLSI Syst.*, vol. 8, pp. 558–572, Oct. 2000.
- [209] C. Pacha, O. Kessler, P. Glösekötter, K. F. Goser, W. Prost, A. Brennemann, U. Auer, and F. Tegude, "Parallel adder design with reduced circuit complexity using resonant tunneling transistors and threshold logic," *Analog Integ. Circ. Signal Process.*, vol. 24, pp. 7–25, Oct. 2000.
- [210] L. K. Russel, T. T. Dao, and R. S. Muller, "Threshold Switching Integrated Circuit and Method of Forming the Same," U.S. Patent 3 943 554, Mar. 9, 1976.
- [211] T. Waho, "Resonant tunneling transistor and its application to multiple-valued logic circuits," in *Proc. Int. Symp. Multiple-Valued Logic ISMVL'95*, Bloomington, IL, 1995, pp. 130–138.
- [212] V. Beiu and H. E. Makaruk, "Deeper sparser nets can be optimal,"*Neural Process. Lett.*, vol. 8, no. 3, pp. 201–210, Dec. 1998.
- [213] B. D. Carroll, "Two-level realization of switching functions with a minimum number of threshold gates," Ph.D. dissertation, University of Texas at Austin, 1969.
- [214] G. T.-H. Cheng, "A study of the synthesis and the decomposition of threshold gate networks," Ph.D. dissertation, Columbia Univ., New York, 1971.
- [215] T. Dake and U. Çilingiroglu, "Rank-order filter using multiple-winnerstake-all," in *Proc. Midwest Symp. Circuits & Systems MWSCAS'2000*, Lansing, MI, 2000, pp. 482–485.
- [216] M. L. Dertouzos, "Threshold logic: A synthesis approach," Ph.D. dissertation, EE Dept., Massachusetts Institute of Technology, Cambridge, MA, 1964.
- [217] E. S. Gayles, "Data Enabled Logic Circuits," U.S. Patent 6 078 196, June 20, 2000.
- [218] R. Gonzales, "Synthesis problems in linear threshold logic," Ph.D. dissertation, Univ. of Michigan, Ann Arbor, MI, 1966.
- [219] J. E. Hopcroft, "Synthesis of threshold logic networks," Ph.D. dissertation, Stanford Univ., Stanford, CA, 1964.
- [220] A. L. Oliveira and A. Sangiovanni-Vincentelli, "LSAT—An algorithm for the synthesis of two level threshold gate networks," in *Proc. Int. Conf. Computer-Aided Design ICCAD'91*, Santa Clara, CA, 1991, pp. 130–133.
- [221] R. T. Sha, "Threshold logic: A simplified synthesis by algebraic approach," Ph.D. dissertation, Univ. of Pittsburgh, Pittsburgh, PA, 1968.
- [222] R. O. Winder, "Threshold logic," Ph.D. dissertation, Princeton Univ., Princeton, NJ, 1962.



**Valeriu Beiu** (S'92–M'95–SM'96) received the M.Sc. degree in computer engineering from the Politehnica University, Bucharest, Romania, in 1980, and the Ph.D. degree (*summa cum laude*) in electrical engineering from the Katholieke Universiteit, Leuven, Belgium, in 1994.

After graduating, he was was with the Research Institute for Computer Techniques, Bucharest, Romania, for two years, where he was involved with high-speed CPUs and FPUs, before returning to the Politehnica University of Bucharest. Since 2001,

he has been an Associate Professor with the School of Electrical Engineering and Computer Science, Washington State University, Pullman. He was the Principal Investigator of 34 research contracts, holds 11 patents (18 patent applications are pending), received 23 research grants, gave over 70 invited talks, and authored over 220 publications, out of which 125 are technical papers in refereed journals and international conferences. He is the author of a chapter on digital integrated circuit implementations (of neural networks) in the *Handbook of Neural Computation* (New York: Institute of Physics) and of a forthcoming book on the VLSI complexity of discrete neural networks. His main research interests include VLSI design of high-performance innovative computer architectures and algorithms (massively parallel, adaptive/reconfigurable), their optimized designs (inspired by systolic arrays, neural networks, quantum, or a mixture of them), and their application for computational intensive tasks.

Dr. Beiu has received five fellowships: the Fulbright (1991); the Human Capital and Mobility (1994–1996) with King's College London (project entitled "*Programmable Neural Arrays*"; the Director's Funded Postdoc (1996–1998) with Los Alamos National Laboratory (project entitled "*Field Programmable Neural Arrays*," under the Deployable Adaptive Processing Systems initiative); and Fellow of Rose Research (1999–2001). He was a founder and Chief Technical Officer of RN2R LLC (1998–2001); is a member of INNS, ENNS, ACM, and MCFA; has organized 11 conferences and 22 conference sessions; has received 5 Best Paper Awards; and has been the Program Chairman of the IEEE Los Alamos Section (1997).



**José M. Quintana** received the Ph.D. degree (*summa cum laude*) from the University of Seville, Spain, in 1987.

He joined the Department of Electronics and Electromagnetism, University of Seville, Spain, in 1983 as an Assistant Professor. In 1990, he became an Associate Professor in that Department. In 1989, he became Researcher in the Department of Analog Design, National Microelectronics Center (CNM), now the Institute of Microelectronics at Seville (IMSE), Spain. He has authored over 60 technical

papers in major international journals and conferences. He has organized special sessions on threshold logic and also is coauthor of a chapter titled "Threshold Logic" in the *Wiley Encyclopaedia of Electrical and Electronics Engineering*. His current research interests include design of threshold logic circuits, nonlinear signal processing, computer arithmetic, and development of CAD tools for FSM synthesis.

Dr. Quintana has led and participated in several research projects financed by the Spanish CICYT and in the ESPRIT Projects ADCIS and AD-2000. Currently, he is involved in the European Commission's QUDOS project. He won the KELVIN Premium of "The Council of the Institution of Electrical Engineers" for two articles published in 1994.



**María J. Avedillo** received the Ph.D. degree (*summa cum laude*) from the University of Seville, Spain, in 1992.

She joined the Department of Electronics and Electromagnetism, University of Seville, Spain, in 1988 as Assistant Professor. Since 1995, she has been an Associate Professor in that Department. In 1989, she became Researcher at the Department of Analog Design of the National Microelectronics Center (CNM), now the Institute of Microelectronics at Seville (IMSE). She has authored over 60 tech-

nical papers in major international journals and conferences. She has organized special sessions on threshold logic and also is coauthor of a chapter titled "Threshold Logic" in the *Wiley Encyclopaedia of Electrical and Electronics Engineering*. Her current research interests include design of threshold logic circuits, nonlinear signal processing, development of CAD tools for FSM synthesis, and design for testability.

Dr. Avedillo has participated in several research projects financed by the Spanish CICYT and in ESPRIT Projects and is currently involved with the European Commission's QUDOS project. She won the KELVIN Premium of The Council of the Institution of Electrical Engineers for two articles published in 1994.