

SOFTWARE

Open Access

Fast network centrality analysis using GPUs

Zhiao Shi^{1,2} and Bing Zhang^{3*}

Abstract

Background: With the exploding volume of data generated by continuously evolving high-throughput technologies, biological network analysis problems are growing larger in scale and craving for more computational power. General Purpose computation on Graphics Processing Units (GPGPU) provides a cost-effective technology for the study of large-scale biological networks. Designing algorithms that maximize data parallelism is the key in leveraging the power of GPUs.

Results: We proposed an efficient data parallel formulation of the All-Pairs Shortest Path problem, which is the key component for shortest path-based centrality computation. A betweenness centrality algorithm built upon this formulation was developed and benchmarked against the most recent GPU-based algorithm. Speedup between 11 to 19% was observed in various simulated scale-free networks. We further designed three algorithms based on this core component to compute closeness centrality, eccentricity centrality and stress centrality. To make all these algorithms available to the research community, we developed a software package *gpu-fan* (GPU-based Fast Analysis of Networks) for CUDA enabled GPUs. Speedup of 10-50x compared with CPU implementations was observed for simulated scale-free networks and real world biological networks.

Conclusions: *gpu-fan* provides a significant performance improvement for centrality computation in large-scale networks. Source code is available under the GNU Public License (GPL) at <http://bioinfo.vanderbilt.edu/gpu-fan/>.

Background

Cellular systems can be modeled as networks, in which nodes are biological molecules (e.g. proteins, genes, metabolites, microRNAs, etc.) and edges are functional relationships among the molecules (e.g. protein interactions, genetic interactions, transcriptional regulations, protein modifications, metabolic reactions, etc.). In systems biology, network analysis has become an important approach for gaining insights into the massive amount of data generated by high-throughput technologies.

One of the essential tasks in network analysis is to determine the relative importance, or centrality, of the nodes based on network structure. Different centrality metrics have been proposed in the past [1]. Among them there is an important group of metrics that uses shortest path information (Table 1). Sequential implementations of the shortest path-based centrality calculation are provided in software packages such as *igraph* [2] and *NetworkX* [3]. However, these algorithms have

limited applicability for large real world biological networks due to poor scalability [4]. Parallel implementations using MPI (Message Passing Interface) [4] and multi-threading [5] have been proposed to speed up graph algorithms.

Owing to its massive parallel processing capability, General Purpose computation on Graphics Processing Units (GPGPU) provides a more efficient and cost effective alternative to conventional Central Processing Unit (CPU)-based solutions for many computationally intensive scientific applications [6]. A GPU device typically contains hundreds of processing elements or cores. These cores are grouped into a number of Streaming Multiprocessors (SM). Each core can execute a sequential thread, and the cores perform in SIMT (Single Instruction Multiple Thread) fashion where all cores in the same group execute the same instruction at the same time. NVIDIA's CUDA (Compute Unified Device Architecture) platform [7] is the most widely adopted programming model for GPU computing. In bioinformatics, GPU-based applications have already been implemented for microarray gene expression data

* Correspondence: bing.zhang@vanderbilt.edu

³Department of Biomedical Informatics, Vanderbilt University School of Medicine, Nashville, TN 37232, USA

Full list of author information is available at the end of the article

Table 1 Shortest path-based centrality metrics

Centrality	Equation	Description
Betweenness (BC)	$\sum_{s,t \in V} \frac{\sigma(s,t u)}{\sigma(s,t)}$	fraction of shortest paths between all other nodes that run through node u
Closeness (CC)	$\frac{n-1}{\sum_{v \in V} d(u,v)}$	reciprocal of average shortest path distance
Eccentricity (EC)	$\frac{1}{\max_{v \in V} d(u,v)}$	reciprocal of maximum shortest path distance
Stress (SC)	$\sum_{\substack{s \in V \\ s \neq u}} \sum_{\substack{t \in V \\ t \neq u}} \sigma_{st}(u)$	total number of shortest paths between all other nodes that run through u

analysis, sequence alignment and simulation of biological systems [8-11].

Parallel algorithms for centrality computation have been developed on various multi-core architectures [12-14]. However, as pointed out by Tu et al. [15], challenges such as dynamic non-contiguous memory access, unstructured parallelism, and low arithmetic density pose serious obstacles to an efficient execution on such architectures. Recently, several attempts at implementing graph algorithms, including breadth first search (BFS) and shortest path, on the CUDA platform have been reported [16-18]. Two early studies process different nodes of the same level in a network in parallel [16,17]. Specifically, for the BFS implementation, each node is mapped to a thread. The algorithms progress in levels. Each node being processed at the current level updates the costs of all its neighbors if the existing costs are higher. The algorithms stop when all the nodes are visited. This approach works well for densely connected networks. However, for scale-free biological networks [19] in which some nodes have many more neighbors than the others, these approaches can potentially be slower than implementations using only CPUs due to load imbalance for different thread blocks [18]. A recent study by Jia et al. exploits the parallelism among each node's neighbors to reduce load imbalance for different thread blocks and achieves better performance in All-Pairs Shortest Path (APSP) calculation and shortest path-based centrality analysis [18]. However, the APSP algorithm can only use one thread block per SM due to excessive memory duplication, which is an inefficient way of executing threads blocks and may result in low resource utilization [20].

In this paper, we developed a new APSP algorithm that avoids data structure duplication and thus allows scheduling units from different thread blocks to fill the long latency of expensive memory operations. We showed that our algorithm outperformed Jia's algorithm for betweenness centrality computation. Based on the improved APSP algorithm, we developed a software package *gpu-fan* (GPU-based Fast Analysis of Networks)

for computing four widely used shortest path-based centrality metrics on CUDA enabled GPUs. Using simulated scale-free networks and real world biological networks, we demonstrated significant performance improvement for centrality computation using *gpu-fan* as compared to CPU implementations.

Implementation

Given a network $G = (V, E)$ with $|V| = n$ and $|E| = m$, we implemented algorithms for computing four shortest path-based centrality metrics as described in Table 1 on the CUDA platform. There are currently two approaches for computing shortest paths on GPUs. The first approach processes different nodes of the same level in parallel [17]. The second one exploits the parallelism on the finest neighborhood level [18]. Since biological networks typically exhibit a scale-free property [19], the first approach can potentially cause serious load imbalance and thus result in poor performance. Therefore, we adopted the second approach in our implementation. Specifically, a network is represented with two arrays. A pair of corresponding elements from each array is an edge in the network. For undirected networks, an edge is represented by two pairs of elements, one for each direction. All four centrality metrics are based on the APSP computation. The APSP algorithm performs a BFS starting from each node. During the BFS, each edge is assigned to a thread. If one end of an edge is updating its distance value, the thread checks the other node and updates the distance value if it has not been visited yet. Each edge (thread) can proceed independently of each other and therefore exploits the finest level of parallelism to achieve load balance. After finding all shortest paths, each centrality metric is computed with additional GPU kernel function(s) as described in [18]. For betweenness centrality, the implementation is based on a fast serial version [21].

By design, the APSP algorithm in [18] requires duplicated allocation of several large data structures in each thread block. This effectively limits the number of thread blocks that can be launched due to limited memory size on the device. Therefore the algorithm fixes the number of thread blocks to be the number of available SMs, which is typically in the range of 10-30 for the current generation of CUDA enabled devices. Each block uses the maximum number of threads allowed for the device. In contrast, our algorithm does not duplicate the data structures and can have enough thread blocks and thus enough warps, the scheduling units on CUDA, from different thread blocks to fill the long latency of expensive memory operations. In other words, when warps from one thread block stall, warps from other thread blocks whose next instruction has its operands ready for consumption can continue. In [20], the authors proposed a metric called *utilization* to estimate

the utilization of the compute resources on the GPU. The definition of the metric indicates that assigning a larger number of thread blocks on each SM without violating local resource usage can result in higher resource utilization. We let the number of threads per block vary between 64 and 512. The best overall performance was obtained with 256 threads per block (8 warps). Setting the number of threads per block to 256 allows a total of

$l/256$ blocks when the APSP kernel launches, where l is the length of the adjacency arrays. For undirected networks studied in this work, l is twice the number of edges. Another advantage of setting the number of blocks in this way is that for graphs with larger number of edges, a proportionally larger number of blocks will be deployed to proactively hide the potentially high memory access latency. Figure 1 lists the pseudo-code

```

1  /* Main procedure */
2   $bc[i] \leftarrow 0$ , for  $i = 0..n - 1$ ;
3  Set the adjacency arrays  $a_1[i]$ ,  $a_2[i]$ , for  $i = 0..2m - 1$ ;
4   $d[i]$ ,  $\sigma[i]$ ,  $\delta[i] \leftarrow 0$ , for  $i = 0..n - 1$ ;
5   $p[i][j] \leftarrow 0$ , for  $i = 0..n - 1$ ,  $j = 0..n - 1$ ;
6  Set up APSP kernel execution configuration:  $grid_1$ ,  $threads_1$ ;
7  Set up back propagation kernel execution configuration:  $grid_2$ ,  $threads_2$ ;
8  for  $i \in 0..n - 1$  do
9      /* APSP */
10      $continue \leftarrow true$ ;
11      $dist \leftarrow 0$ ;
12     while  $continue$  do
13          $apsp\_kernel \lll grid_1, threads_1 \ggg(a_1, a_2, d, \sigma, p, done, dist)$ ;
14          $dist++$ ;
15     end
16     /* Back propagation */
17      $done \leftarrow false$ ;
18     while  $dist > 1$  do
19          $back\_prop\_kernel \lll grid_1, threads_1 \ggg(a_1, a_2, d, \sigma, \delta, p, dist)$ ;
20         Sync thread blocks;
21          $back\_sum\_kernel \lll grid_2, threads_2 \ggg(i, dist, d, \delta, bc)$ ;
22          $dist--$ ;
23     end
24 end
25 return  $bc$ 
26 /* APSP kernel */
27 procedure  $apsp\_kernel(a_1, a_2, d, \sigma, p, done, dist)$ 
28 foreach thread  $i$  do
29      $u \leftarrow a_1[i]$ ,  $w \leftarrow a_2[i]$ ; /* set the node ids for edge  $i$  */
30     if  $d[u] == dist$  then
31         if  $d[w] == -1$  then
32              $continue \leftarrow true$ ;  $d[w] \leftarrow dist + 1$ ;
33         end
34         if  $d[u] == dist + 1$  then
35              $p[w][u] \leftarrow 1$ ;
36              $atomicAdd(\sigma[w], \sigma[u])$ ;
37         end
38     end
39 end
40 /* Back propagation kernel */
41 procedure  $back\_prop\_kernel(a_1, a_2, d, \sigma, \delta, p, dist)$ 
42 foreach thread  $i$  do
43      $u \leftarrow a_1[i]$ ;  $w \leftarrow a_2[i]$ ; /* set the node ids for edge  $i$  */
44     if  $d[u] == dist - 1$  then
45         if  $p[u][w] == 1$  then
46              $atomicAdd(\delta[w], \sigma[w] / \sigma[u] * (1 + \delta[u]))$ ;
47         end
48     end
49 end
50 procedure  $back\_sum\_kernel(s, dist, d, \delta, bc, n)$ 
51 foreach thread  $i$  do
52     if  $i \neq s \ \&\& \ d[i] == dist - 1$  then
53          $bc[i] \leftarrow bc[i] + \delta[i]$ ;
54     end
55 end

```

Figure 1 Pseudo-code for computing betweenness centrality on GPU. Lines 1-25 implement the main function that is executed on CPU. Code between lines 26-39 is the kernel function that carries out the All-Pairs Shortest Path algorithm. Lines 40-55 implement the back propagation where the final values of betweenness centrality for each node are set.

of the betweenness centrality algorithm that uses the improved APSP kernel, where n and m are the numbers of nodes and edges in the network, respectively.

Results and Discussions

We tested both GPU and CPU implementations on a Linux server. The server contains 2 Intel Xeon L5630 processors at 2.13 GHz, each having 4 processing cores, and an NVIDIA Tesla C2050 GPU card (448 CUDA cores, 3GB device memory). The CPU implementation was single threaded and coded in C++. The kernel functions in GPU version were implemented with CUDA C extension.

We first compared our algorithm with the one described in [18] for betweenness centrality calculation. Networks were generated with NetworkX based on

Barabási-Albert's preferential attachment model [22]. The model has two parameters, n and β , where n represents the number of nodes in the network and β controls the preferential attachment process. Specifically, new nodes are added to the network one at a time, and each new node is connected to β existing nodes with a probability that is proportional to the number of edges that the existing nodes already have. We considered 25 networks with n varied from 10,000 to 50,000 and varied from 10 and 50. As shown in Figure 2, our algorithm outperformed Jia's by 11-19% for randomly generated networks owing to higher resource utilization.

Based on the improved APSP algorithm, we developed a software package *gpu-fan* (GPU-based Fast Analysis of Networks) for computing four shortest path-based




Figure 2 Performance improvement over the most recent GPU-based betweenness centrality algorithm. We benchmarked our betweenness centrality algorithm against the one described in [18]. Results are based on 25 randomly generated scale-free networks with n varied from 10,000 to 50,000 and β varied from 10 and 50. n represents the number of nodes in the network and β controls the preferential attachment process for generating the scale-free networks.

centrality metrics and then compared the performance with corresponding CPU implementations. Overall, a speedup of 11-56 \times over CPU implementations was observed for the aforementioned networks. Figures 3(a) and 3(b) depict representative results for the fixed n of 30,000 and fixed β of 30. When n is fixed, networks with larger β exhibited higher speedup due to increased available data parallelism and arithmetic operations.

When β was fixed, larger network size led to more arithmetic operations but not necessarily increased data parallelism. As a result, the speedup levels were more stable across different network sizes. The running times for a randomly generated scale-free network with $n = 30,000$ and $\beta = 50$ are given in Table 2.

Finally, we tested *gpu-fan* on a human protein-protein interaction (PPI) network and a breast cancer gene




Figure 3 Speedup of centrality computation with GPU as compared to CPU implementations. (a) Speedup as a function of β when network size is fixed. (b) Speedup as a function of network size n when β is fixed. (c) Speedup of four centrality metrics for a human protein-protein interaction network. (d) Speedup of four centrality metrics for a breast cancer gene co-expression network. n represents the number of nodes in the network and β controls the preferential attachment process for generating the scale-free networks. BC: betweenness centrality; CC: closeness centrality; EC: eccentricity centrality; SC: stress centrality.

Table 2 Running times on GPU vs. CPU for centrality computations in a randomly generated scale-free network ($n = 30,000, \beta = 50$)

Centrality	CPU time (sec)	GPU time (sec)	Speedup
Betweenness (BC)	17777.0	365.5	48.64
Closeness (CC)	3914.7	92.6	42.29
Eccentricity (EC)	3954.1	91.4	43.24
Stress (SC)	16950.1	338.2	50.12

co-expression network [23]. The human PPI has 11,660 nodes and 94,146 edges, while the co-expression network has 7,819 nodes and 195,928 edges. Although these two networks have relatively low edge density, we still obtained a speedup of around 10 \times as shown in Figures 3(c) and 3(d).

For the computation of betweenness centrality, a two dimensional array p of size $n \times n$ is used to keep predecessor information, where $p(i, j) = 1$ indicates that there is a shortest path passing from node i to node j . This limits our implementation from processing graph with large number of nodes because of the limited global memory size on GPU. Since this array will likely be sparse, using sparse matrix representation can help reduce memory usage. As a future work, we will investigate the use of sparse matrix and its potential effect on the overall performance.

Conclusions

We developed a software package for computing several shortest path-based centrality metrics on GPUs using the CUDA framework. The algorithms deliver significant speedup for both simulated scale-free networks and real life biological networks.

Availability and requirements

Project name: gpu-fan (GPU-based Fast Analysis of Networks)

Project home page: <http://bioinfo.vanderbilt.edu/gpu-fan/>

Operating system: Unix/Linux

Programming language: CUDA, C/C++

Other requirements: CUDA Toolkit 3.0 or higher, GPU card with compute capability 2.0 or higher

License: GPL v3

Abbreviations

GPGPU: General Purpose computation on Graphics Processing Units; CUDA: Compute Unified Device Architecture; GPU: Graphics Processing Unit; SIMT: Single Instruction Multiple Thread; SM: Streaming Multiprocessor; APSP: All-Pairs Shortest Path; BFS: Breadth First Search.

Acknowledgements

This work was supported by the National Institutes of Health (NIH)/National Institute of General Medical Sciences (NIGMS) through grant R01GM088822. This work was conducted in part using the resources of the Advanced

Computing Center for Research and Education at Vanderbilt University, Nashville, TN.

Author details

¹Advanced Computing Center for Research & Education, Vanderbilt University, Nashville, TN 37203, USA. ²Department of Electrical Engineering and Computer Science, Vanderbilt University, Nashville, TN 37235, USA. ³Department of Biomedical Informatics, Vanderbilt University School of Medicine, Nashville, TN 37232, USA.

Authors' contributions

BZ and ZS conceived of the study and designed the algorithms. ZS implemented the algorithms and conducted the performance analysis. Both authors drafted the manuscript and approved the final version.

Received: 16 November 2010 Accepted: 12 May 2011

Published: 12 May 2011

References

1. del Rio G, Koschützki D, Coello G: **How to identify essential genes from molecular networks?** *BMC Systems Biology* 2009, **3**:102.
2. Csárdi G, Nepusz T: **The igraph software package for complex network research.** *InterJournal Complex Systems* 2006, **1695**:2006.
3. Hagberg AA, Schult DA, Swart PJ: **Exploring network structure, dynamics, and function using NetworkX.** *Proceedings of the 7th Python in Science Conference (SciPy2008), Pasadena, CA USA 2008*, 11-15.
4. Gregor D, Lumsdaine A: **The Parallel BGL: A generic library for distributed graph computations.** *Parallel Object-Oriented Scientific Computing (POOSC) 2005*.
5. Cong G, Bader D: **Techniques for designing efficient parallel graph algorithms for SMPs and multicore processors.** *Parallel and Distributed Processing and Applications 2007*, 137-147.
6. Kirk D, Hwu W: *Programming Massively Parallel Processors: A Hands-on Approach* Morgan Kaufmann; 2010.
7. NVIDIA: **Compute Unified Device Architecture Programming Guide.** NVIDIA: Santa Clara, CA; 2010.
8. Buckner J, Wilson J, Seligman M, Athey B, Watson S, Meng F: **The gputools package enables GPU computing in R.** *Bioinformatics* 2010, **26**:134.
9. Manavski S, Valle G: **CUDA compatible GPU cards as efficient hardware accelerators for Smith-Waterman sequence alignment.** *BMC bioinformatics* 2008, **9**(Suppl 2):S10.
10. Payne J, Sinnott-Armstrong N, Moore J: **Exploiting graphics processing units for computational biology and bioinformatics.** *Interdisciplinary Sciences: Computational Life Sciences* 2010, **2**(3):213-220.
11. Dematté L, Prandi D: **GPU computing for systems biology.** *Briefings in bioinformatics* 2010, **11**(3):323.
12. Bader D, Madduri K: **Parallel algorithms for evaluating centrality indices in real-world networks.** *Parallel Processing, 2006. ICPP 2006. International Conference on, IEEE 2006*, 539-550.
13. Madduri K, Ediger D, Jiang K, Bader D, Chavarria-Miranda D: **A faster parallel algorithm and efficient multithreaded implementations for evaluating betweenness centrality on massive datasets.** *Parallel & Distributed Processing, 2009. IPDPS 2009. IEEE International Symposium on, IEEE 2009*, 1-8.
14. Tan G, Tu D, Sun N: **A Parallel Algorithm for Computing Betweenness Centrality.** *Parallel Processing, 2009. ICPP'09. International Conference on, IEEE 2009*, 340-347.
15. Tu D, Tan G: **Characterizing betweenness centrality algorithm on multi-core architectures.** *Parallel and Distributed Processing with Applications, 2009. IEEE International Symposium on, IEEE 2009*, 182-189.
16. Harish P, Narayanan P: **Accelerating large graph algorithms on the GPU using CUDA.** *High Performance Computing-HiPC 2007* 2007, 197-208.
17. Sriram A, Gautham K, Kothapalli K, Narayan P, Govindarajulu R: **Evaluating Centrality Metrics in Real-World Networks on GPU.** *High Performance Computing-HiPC 2009 Student Research Symposium* 2009.
18. Jia Y: **Large graph simplification, clustering and visualization.** *PhD thesis University of Illinois at Urbana-Champaign, Urbana, Illinois*; 2010.
19. Barabási A, Oltvai Z: **Network biology: understanding the cell's functional organization.** *Nature Reviews Genetics* 2004, **5**(2):101-113.
20. Ryou S, Rodrigues C, Stone S, Stratton J, Ueng S, Baghsorkhi S, Hwu W: **Program optimization carving for GPU computing.** *Journal of Parallel and Distributed Computing* 2008, **68**(10):1389-1401.

21. Brandes U: **A faster algorithm for betweenness centrality.** *Journal of Mathematical Sociology* 2001, **25**(2):163-177.
22. Barabási A, Albert R: **Emergence of scaling in random networks.** *Science* 1999, **286**(5439):509.
23. Shi Z, Derow C, Zhang B: **Co-expression module analysis reveals biological processes, genomic gain, and regulatory mechanisms associated with breast cancer progression.** *BMC Systems Biology* 2010, **4**:74.

doi:10.1186/1471-2105-12-149

Cite this article as: Shi and Zhang: Fast network centrality analysis using GPUs. *BMC Bioinformatics* 2011 **12**:149.

**Submit your next manuscript to BioMed Central
and take full advantage of:**

- Convenient online submission
- Thorough peer review
- No space constraints or color figure charges
- Immediate publication on acceptance
- Inclusion in PubMed, CAS, Scopus and Google Scholar
- Research which is freely available for redistribution

Submit your manuscript at
www.biomedcentral.com/submit

