TEA: Enabling State-Intensive Network Functions on Programmable Switches

Daehyeok Kim§‡

Zaoxing Liu[§], Yibo Zhu[^], Changhoon Kim[†], Jeongkeun Lee[†], Vyas Sekar[§], Srinivasan Seshan[§]

SCarnegie Mellon UniversityIntel, Barefoot Switch Division

*Microsoft Research

^ByteDance Inc

Network functions in the network


Network functions (NFs) are an essential component


• E.g., Load balancer, Firewall, Network address translator (NAT), ...

NF performance and scalability are key challenges

Approaches to deploying network functions







Standalone hardware

Fixed-function

Performance: O(10 Gbps)

Memory: O(10GB) DRAM

Price: >\$40K

Server-based Software (NFV)

Programmable

Performance: O(10 Gbps)

Memory: O(10GB) DRAM

Price: \$3K

Switch-based NF

Programmable

Performance: O(1 Tbps)

Memory: O(10MB) SRAM

Price: \$10K

Problem: serving demanding workloads

None of the options can efficiently serve demanding workloads!

• Millions of concurrent flows (O(100MB)) + high traffic rate (> 1 Tbps)



Standalone hardware

Fixed-function

Performance: *O*(10 Gbps)

Memory: O(10GB) DRAM

Price: >\$40K

Server-based Software (NFV)

Programmable

Performance: O(10 Gbps)

Memory: O(10GB) DRAM

Price: \$3K

Promising but cannot maintain flow state & switch ASIC

Switch-based NF

Programmable

Performance: O(1 Tbps)

Memory: O(10MB) SRAM

Price: \$10K

Root cause: limited on-chip SRAM

Limited on-chip SRAM space: O(10MB)

Infeasible to maintain large flow state within on-chip SRAM


• E.g., LB state for 10M flows requires ≈100MB

Adding more SRAM would be too expensive ③


Can we leverage larger and cheaper **DRAM** near switch ASICs?

DRAM available on a switch board

Option #1: DRAM on the switch control plane




Option #2: On-board, off-chip DRAM



- Limited scalability in terms of size and access bandwidth
- High cost

Opportunity: DRAM on commodity servers



- + Scalable memory size and bandwidth
- + Low cost

Table Extension Architecture (TEA)

Table lookups with low and predictable latency and scalable throughput Switch board APIs that allow easy Switch control plane integration with NFs Key Value Switch data plane (ASIC) Server Pipeline stages DRAM On-chip SRAM Virtual table abstraction for state-intensive NFs using external DRAM on servers


Outline

Motivation

TEA design


Results

TEA design overview




Challenge 1: Enabling external DRAM access from switch ASIC

Strawman: accessing external DRAM via the control plane




Challenge 1: Enabling external DRAM access from switch ASIC


Strawman: accessing external DRAM via the control plane




Challenge 1: Enabling external DRAM access from switch ASIC



Challenge 2: Enabling single round-trip table lookup




Challenge 3: Deferred packet processing




Challenge 4: Scaling TEA with multiple servers


With a single server, scalability and availability can be limited



Challenge 4: Scaling TEA with multiple servers




Challenge 1: How to access external DRAM in the data plane?



Switch ASICs do not have direct external DRAM access capability!


Is it possible to enable ASICs to access external DRAM without hardware modifications and CPU involvement?

Key idea: Crafting RDMA packets using ASIC's programmability




1. A packet comes into the pipeline

Key idea: Crafting RDMA packets using ASIC's programmability




- 1. A packet comes into the pipeline
- 2. The ASIC adds RDMA headers to craft an RDMA request

Key idea: Crafting RDMA packets using ASIC's programmability




- 1. A packet comes into the pipeline
- 2. The ASIC adds RDMA headers to craft an RDMA request
- 3. The server NIC replies as it would for any standard RDMA request

Key idea: Crafting RDMA packets using ASIC's programmability



- 1. A packet comes into the pipeline
- 2. The ASIC adds RDMA headers to craft an RDMA request
- 3. The server NIC replies as it would for any standard RDMA request
- 4. The ASIC parses the response

Key idea: Crafting RDMA packets using ASIC's programmability




- 1. A packet comes into the pipeline
- 2. The ASIC adds RDMA headers to craft an RDMA request
- 3. The server NIC replies as it would for any standard RDMA

Simple switch-side flow control prevents buffer overflows at the NIC!

→ Simplified transport is enough!


The Aoro paraes the response


Challenge 2: Single round-trip table lookups



Can we enable external table lookups in a single round trip? i.e., we need **O(1)** lookup mechanism


Cuckoo hashing as a potential approach





Cuckoo hash table in DRAM

Cuckoo hashing as a potential approach





Can we enable table lookup with a single memory access?

TEA-table: lookup data structure

Designed for improving cache hit rate in software switch [Zhuo'19*]

Key idea: Repurposing bounded linear probing (BLP)






*Dong Zhou. Data Structure Engineering for High Performance Software Packet Processing. Ph.D. Dissertation. Carnegie Mellon University, 2019.


TEA-table: lookup data structure

Key idea: Repurposing bounded linear probing (BLP)




TEA-table: lookup data structure


Key idea: Repurposing bounded linear probing (BLP)





Challenge 3: <u>Deferred</u> packet processing





Can we defer only a select packet without stalling the pipeline?














Idea #2: Employing shadow table in TEA-table



Idea #2: Employing shadow table in TEA-table




Challenge 4: Scaling TEA with multiple servers



See paper for details!

Putting it all together

TEA provides a virtual table abstraction to state-intensive NFs



Outline

Motivation

TEA design

Results

Implementation and evaluation setup


Implemented **TEA API** as P4 modules (aka. control block in P4)

Implemented canonical NFs including NAT and stateful firewall


- Load 10 million table entries

Testbed setup: Tofino-based switch + 12 servers with RDMA NICs


Does TEA access channel provide low and predictable lookup latency?



How does TEA affect NF processing latency?



Does TEA provide scalable throughput?



Other results

• Cost efficiency of TEA-enabled NFs compared to serverbased counterparts.

 Handling server failures within a second with a slight throughput degradation

Less than 9% of switch ASIC resource usage

See paper for more details!

Conclusion

Limited on-chip memory restricts potentials of switch-based NFs

Table Extension Architecture for Programmable Switches:

- RDMA-based external DRAM access
- BLP-based efficient lookup table structure
- Asynchronous packet processing by offloading packet store
- Small on-chip cache for scalability

Provides low and predictable latency with scalable throughput

- Latency: 1.8 2.2 μs
- Throughput: 138 million lookups/sec with 8 servers