"A Chip-Area-Efficient Subthreshold CMOS Voltage Reference with High PSRR ..."

Yu Lei et al. (2018)

> Home

Details and statistics

DOI: 10.1109/APCCAS.2018.8605633

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/LeiZHW18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/LeiZHW18
Yu Lei, Chenchang Zhan, Chenyu Huang, Lidan Wang:
A Chip-Area-Efficient Subthreshold CMOS Voltage Reference with High PSRR Based on Compensated ΔVGS of NMOS Transistors. APCCAS 2018: 497-500

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.