"Towards VHDL-Based Design of Reversible Circuits - Work in Progress Report."

Zaid Al-Wardi, Robert Wille, Rolf Drechsler (2017)

> Home

Details and statistics

DOI: 10.1007/978-3-319-59936-6_8

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rc/Al-WardiWD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/Al-WardiWD17
Zaid Al-Wardi, Robert Wille, Rolf Drechsler:
Towards VHDL-Based Design of Reversible Circuits - Work in Progress Report. RC 2017: 102-108

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.