"A 55nm 0.5V 128Kb cross-point 8T SRAM with data-aware dynamic supply ..."

Yung-Wei Lin et al. (2012)

> Home

Details and statistics

DOI: 10.1109/SOCC.2012.6398351

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/socc/LinYHLCCHLLSWLH12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/LinYHLCCHLLSWLH12
Yung-Wei Lin, Hao-I Yang, Mao-Chih Hsia, Yi-Wei Lin, Chien-Hen Chen, Ching-Te Chuang, Wei Hwang, Nan-Chun Lien, Kuen-Di Lee, Wei-Chiang Shih, Ya-Ping Wu, Wen-Ta Lee, Chih-Chiang Hsu:
A 55nm 0.5V 128Kb cross-point 8T SRAM with data-aware dynamic supply Write-assist. SoCC 2012: 218-223

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.