"A 1.25GHz 0.8W C66x DSP Core in 40nm CMOS."

Raguram Damodaran et al. (2012)

> Home

Details and statistics

DOI: 10.1109/VLSID.2012.85

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/DamodaranAAVGGHCBBTBRMPMOTGOMFRNWHPS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/DamodaranAAVGGHCBBTBRMPMOTGOMFRNWHPS12
Raguram Damodaran, Timothy Anderson, Sanjive Agarwala, Rama Venkatasubramanian, Michael Gill, Dhileep Gopalakrishnan, Anthony M. Hill, Abhijeet Chachad, Dheera Balasubramanian, Naveen Bhoria, Jonathan Tran, Duc Bui, Mujibur Rahman, Shriram Moharil, Matthew Pierson, Steven Mullinnix, Hung Ong, David Thompson, Krishna Gurram, Oluleye Olorode, Nuruddin Mahmood, Jose Flores, Arjun Rajagopal, Soujanya Narnur, Daniel Wu, Alan Hales, Kyle Peavy, Robert Sussman:
A 1.25GHz 0.8W C66x DSP Core in 40nm CMOS. VLSI Design 2012: 286-291

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.