"Memory Architecture Exploration for Power-Efficient 2D-Discrete Wavelet ..."

Rahul Jain, Preeti Ranjan Panda (2007)

> Home

Details and statistics

DOI: 10.1109/VLSID.2007.103

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/JainP07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/JainP07
Rahul Jain, Preeti Ranjan Panda:
Memory Architecture Exploration for Power-Efficient 2D-Discrete Wavelet Transform. VLSI Design 2007: 813-818

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.