"A 7-Nm Dual Port 8T SRAM with Duplicated Inter-Port Write Data to Mitigate ..."

M. Sultan M. Siddiqui et al. (2018)

> Home

Details and statistics

DOI: 10.1109/VLSID.2018.74

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/SiddiquiSWSK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/SiddiquiSWSK18
M. Sultan M. Siddiqui, Sumit Srivastav, Dattatray Ramrao Wanjul, Manankumar Suthar, Sudhir Kumar:
A 7-Nm Dual Port 8T SRAM with Duplicated Inter-Port Write Data to Mitigate Write Disturbance. VLSID 2018: 266-270

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.