"Identifying invalid states for sequential circuit test generation."

Hsing-Chung Liang, Chung-Len Lee, Jwu E. Chen (1997)

> Home

Details and statistics

DOI: 10.1109/43.658570

access: closed

type: Journal Article

metadata version: 2023-03-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/LiangLC97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LiangLC97
Hsing-Chung Liang, Chung-Len Lee, Jwu E. Chen:
Identifying invalid states for sequential circuit test generation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 16(9): 1025-1033 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.