"Performance and Energy-Efficient Design of STT-RAM Last-Level Cache."

Fazal Hameed, Asif Ali Khan, Jerónimo Castrillón (2018)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2018.2804938

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition @ ieeecomputersociety.org
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/HameedKC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/HameedKC18
Fazal Hameed, Asif Ali Khan, Jerónimo Castrillón:
Performance and Energy-Efficient Design of STT-RAM Last-Level Cache. IEEE Trans. Very Large Scale Integr. Syst. 26(6): 1059-1072 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.