default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIRE Transactions on Electronic Computers, Volume 11
Volume 11, Number 1, February 1962
- John McLeod:
Ten Years of Computer Simulation. 2-6 - Paul M. Chirlian, Velio A. Marsocci:
Operational Amplifiers Using Controlled Superconductors. 6-9 - Donald T. Greenwood:
A Comparison of Higher-Order Difference Methods in the Solution of Beam-Vibration Problems. 9-17 - Edward Charles DeLand:
Simulation of a Biological System on an Analog Computer. 17-25 - P. H. Wendland, P. M. Hanlet:
An Infinite-Resolution Function Generator. 26-30 - Mark E. Connelly:
Real-Time Analog-Digital Computation. 31-41 - Arthur Hausner:
Parametric Techniques for Eliminating Division and Treating Singularities in Computer Solutions of Ordinary Differential Equations. 42-45 - Thos. D. Truitt:
An Analog-Digital Real-Time Computer. 46-52 - P. J. Hermann:
Simulation of Steam Generation in a Heat Exchanger. 53-57 - Richard M. Terasaki:
Analog Computation of Green's Function for Integrating Two-Point Boundary Value Problems. 57-63 - N. Parezanovic, M. Dujmovic:
Accuracy Improvements of the Tapped-Potentiometer Function Generators. 63-66 - Eugene W. Henry:
Analog-Computer Simulation of a Frequency Detector. 80 - F. W. Kasischke:
Analog-Computer Technique for Simulation of Dynamic Pressure in Re-Entry Studies. 80-82 - Juris Hartmanis:
Maximal Autonomous Clocks of Sequential Machines. 83-86 - George S. Glinski:
Magnetostrictive Delay Lines. 86 - E. L. Lawer:
Electrical Assemblies with a Minimum Number of Interconnections. 86-88 - E. M. Partridge:
A Linear Vector Recognition Function. 88 - H. S. Miller, Richard O. Winder:
Majority-Logic Synthesis by Geometric Methods. 89-90
Volume 11, Number 2, April 1962
- William L. Kilmer:
Iterative Switching Networks Composed of Combinational Cells. 123-131 - Seymour Ginsburg:
Examples of Abstract Machines. 132-135 - Karuna K. Maitra:
Cascaded Switching Networks of Two-Input Flexible Cells. 136-143 - Theodore M. Booth:
The Vertex-Frame Method for Obtaining Minimal Proposition-Letter Formulas. 144-154 - David Geoffrey Cantor, Gerald Estrin, Rein Turn:
Logarithmic and Exponential Function Evaluation in a Variable Structure Digital Computer. 155-164 - Ronald M. Guffin:
A Computer for Solving Linear Simultaneous Equations Using the Residue Number System. 164-173 - Thomas Marill:
Computational Chains and the Simplification of Computer Programs. 173-180 - Jack Atkin, Nathan B. Marple:
Information Processing by Data Interrogation. 181-187 - Enrico J. Galli:
The StenowriterߞA System for the Lexical Processing of Stenotypy. 187-199 - Harold Sobol:
Time Average Thermal Properties of a Computer Utilizing Thin-Film Superconducting Elements. 200-212 - Charles A. Renton, Benjamin Rabinovici:
Tunnel-Diode Full Binary Adder. 213-217 - John A. Baldwin Jr.:
Circuits Employing Toroidal Magnetic Cores as Analogs of Multipath Cores. 218-223 - Tom Kilburn, David B. G. Edwards, Michael J. Lanigan, Frank H. Sumner:
One-Level Storage System. 223-235 - Gerson H. Goldstick, Edmund F. Klein:
Design of Memory Sense Amplifiers. 236-253 - George P. Steck:
Stochastic Model for the Browning-Bledsoe Pattern Recognition Scheme. 274-282 - Iwao Toda:
On the Number of Types of Self-Dual Logical Functions. 282-284 - George M. Dillard, R. E. Simmons:
An Electronic Generator of Random Numbers. 284 - Martin Cohn:
Inconsistent Canonical Forms of Switching Functions. 284-285 - P. R. Bryant, F. G. Heath, R. D. Killick:
Counting with Feedback Shift Registers by Means of a Jump Technique. 285-286 - Reginald A. Kaenel:
Hysteresis-Free Tunnel-Diode Amplitude Comparator. 286-287 - Martin A. Fischler, E. A. Poe:
Threshold Realization of Arithmetic Circuits. 287-288 - Eugene L. Lawler:
Correction to "Minimization of Switching Circuits Subject to Reliability Conditions". 289 - Roger W. Hockney:
An Intersection Algorithm Giving All Irredundant Normal Forms from a Prime Implicant List. 289-290
Volume 11, Number 3, June 1962
- Janusz A. Brzozowski:
A Survey of Regular Expressions and Their Applications. 324-335 - Antonio Grasselli:
The Design of Program-Modifiable Micro-Programmed Control Units. 336-339 - Orest J. Bedrij:
Carry-Select Adder. 340-346 - Richard C. Singleton:
Load-Sharing Core Switches Based on Block Designs. 346-352 - Robert C. Minnick, John L. Haynes:
Magnetic Core Access Switches. 352-368 - Peter G. Neumann:
On the Logical Design of Noiseless Load-Sharing Matrix Switches. 369-374 - John A. Ekiss:
Applications of the Charge-Control Theory. 374-381 - William J. Wray Jr.:
Worst Case Design of Variable-Threshold TRL Circuits. 382-390 - John D. R. McQuillan:
The Design Problems of a Megabit Storage Matrix for Use in a High-Speed Computer. 390-404 - Edgar C. Leaycraft, Eugene H. Melan:
Characteristics of a High-Speed Multipath Core for a Coincident-Current Memory. 405-409 - William P. Horton, Lee E. Hargrave:
Comment on "A Magnetostrictive Delay-Line Shift Register. 410 - P. R. Bryant, R. D. Killick:
Nonlinear Feedback Shift Registers. 410-412 - Joel M. Winett:
An Alpha-State Finite Automaton for Multiplication by Alpha. 412-414 - W. W. Bledsoe, C. L. Bisson:
Improved Memory Matrices for the n-Tuple Pattern Recognition Method. 414-415 - D. S. Williams, J. T. Beckett:
Teaching Aid for "Games That Teach the Fundamentals of Computer Operation". 415-416 - George W. Taylor:
A Method of Increasing the Number of Orders in a Digital Computer. 416
Volume 11, Number 4, August 1962
- Clarence L. Coates, Roger B. Kirchner, Philip M. Lewis II:
A Simplified Procedure for the Realization of Linearly-Separable Switching Functions. 447-458 - Sundaram Seshu, David N. Freeman:
The Diagnosis of Asynchronous Sequential Switching Systems. 459-465 - Douglas B. Armstrong:
A Programmed Algorithm for Assigning Internal Codes to Sequential Machines. 466-472 - Insley B. Pyne, Edward Joseph McCluskey Jr.:
The Reduction of Redundancy in Solving Prime Implicant Tables. 473-482 - Antonio Grasselli:
Control Units for Sequencing Complex Asynchronous Operations. 483-493 - Nicholas S. Szabó:
Sign Detection in Nonredundant Residue Systems. 494-500 - Yates A. Keir, Philip W. Cheney, Meyer Tannenbaum:
Division and Overflow Detection in Residue Number Systems. 501-507 - Peter G. Neumann:
Encoding and Decoding for Cyclic Permutation Codes. 507-511 - John N. Mitchell Jr.:
Computer Multiplication and Division Using Binary Logarithms. 512-517 - Gerson H. Goldstick, David G. Mackie:
Design of Computer Circuits Using Linear Programming Techniques. 518-530 - James L. Farrell:
Pulse Generator with Logarithmic Spacing. 531-534 - Paul L. Simmons, Robert F. Simmons:
The Simulation of Cognitive Processes, II: An Annotated Bibliography. 535-552 - Thomas C. Anderson:
A Method for Evaluating Stieltjes Integrals on the Analog Computer. 552-555 - Laurence E. Fogarty, Robert M. Howe:
Flight Simulation of Orbital and Re-Entry Vehicles. 555-563 - Robert E. Keller:
An Analog Computer Realization of the Euclidean Tools. 564-570 - Howard Handler:
A Technique for Measuring the Phase Margin of an Operational Amplifier. 571 - Yves J. M. Blache:
Automatic Time-Mark Generation for Analog Computer Phase-Plane Trajectories. 571-572 - C. Y. Lee:
A Note on the nth Shortest Path Problem. 572-573 - Robert C. Minnick:
Comments on "The Use of the Simplex Algorithm in the Mechanization of Boolean Switching Functions by Means of Magnetic Cores. 573 - S. N. Einhorn:
Author's reply. 574 - Hugo Ghiron:
Rules to Manipulate Regular Expressions of Finite Automata. 574-575 - Mu Yue Hsiao:
A Decoder Scheme Using Magnetic-Core Matrices for Systematic Codes. 575-576 - R. J. Slobodin:
On Statistical Analysis of a DTL Gate. 577 - Velio A. Marsocci, Paul M. Chirlian:
On the Accuracy of Operational Amplifiers Utilizing Controlled Superconductors. 577 - Carl L. Becker, John V. Wait:
Correction to "Two-Level Correlation of an Analog Computer". 578-579
Volume 11, Number 5, October 1962
- Douglas B. Armstrong:
On the Efficient Assignment of Internal Codes to Sequential Machines. 611-622 - Hisao Yamada:
Disjunctively Linear Logic Nets. 623-639 - Irving J. Gabelman:
The Synthesis of Boolean Functions Using a Single rrhreshold Element. 639-642 - Rein Teoste:
Design of a Repairable Redundant Computer. 643-649 - Fred Lee:
An Automatic Self-Checking and Fault-Locating Method. 649-654 - Charles H. Wolff:
Coding for Multiple Asymmetric Errors in One Channel of a Multichannel System. 655-658 - William R. Smith, Arthur V. Pohm:
A New Approach to Resistor-Transistor-Tunnel-Diode Nanosecond Logic. 658-664 - John A. Baldwin Jr.:
Flux Reversal in Three-Rung Laddics. 664-676 - Frank F. Tsui:
Improving the Performance of the Sense-Amplifier Circuit Through Pre-Amplification Strobing and Noise-Matched Clipping. 677-683 - C. K. Chow:
A Recognition Method Using Neighbor Dependence. 683-690 - Arthur I. Rubin:
Continuous Regression Techniques Using Analog Computers. 691-699 - Clement Green, Hervé D'Hoop, André Debroux:
APACHE-A Breakthrough in Analog Computing. 699-706 - A. L. Vivatson, W. C. Slemmer:
Comments on "Real-Time Analog-Digital Computation". 707 - Mark E. Connelly:
Author's Reply5. 707-708 - Charles P. Rozier:
Decimal-to-Binary Conversion Using Octal Radix Arithmetic. 708-709 - Harry R. Eckes:
New Analog-Computer Setup for a Bistable Element Permitting Symmetrical Triggering. 709 - Sidney B. Geller:
Obtaining the Internal Junction Characteristics of a Transistor for Use in Analog Simulation. 709-710 - Jon S. Squire:
An 11-Cryotron Full Adder. 710-711 - Lorenzo Calabi, J. A. Riley:
Inessentiality in Minimal Networks and Formulas. 711-713 - Arun Kumar Choudhury, M. S. Basu:
A Mechanized Chart for Simplification of Switching Functions. 713-714 - P. R. Bryant, R. D. Killick:
Correction to "Nonlinear Feedback Shift Registers". 714
Volume 11, Number 6, December 1962
- Robert A. Short:
The Design of Complementary-Output Networks. 743-753 - Hisao Yamada:
Real-Time Computation and Recursive Functions Not Real-Time Computable. 753-760 - Gernot Metze:
A Class of Binary Divisions Yielding Minimally Represented Quotients. 761-764 - Lester F. Shew:
High-Density Magnetic Head Design for Noncontact Recording. 764-773 - William N. Carr, Arthur G. Milnes:
Bias-Controlled Tunnel-Pair Logic Circuits. 773-779 - Hermann Schmid:
Linear-Segment Function Generator. 780-788 - R. F. Elfant:
Approximations for the Demagnetizing Factors of Hollow Cylinders Represented by Confocal Hollow Prolate Spheroids. 789 - Benjamin Rabinovici, Charles A. Renton:
A Transistor Flip-Flop Full Binary Adder. 789-791 - T. Kiyono, K. Ikeda, H. Ichiki:
Analog-To-Digital Converter Utilizing an Esaki Diode Stack. 791-792 - R. W. Thorpe:
Constant Current Source for Anlog Computer Use. 792-793 - Vasil Uzunoglu:
Circuits Using Tunnel Diode Flip-Flops and PNPN Diodes. 793-796
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-15 19:21 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
