default search action

combined dblp search
author search
venue search
publication search

ask others

Hayden Cook

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2020 – today

see FAQ

What is the meaning of the colors in the publication lists?

2024
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/fpl/CookG24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/CookG24
Hayden Cook, Jeffrey Goeders:
Techniques for Exploring Fine-Grained LUT and Routing Aging on a 28nm FPGA. FPL 2024: 178-186
2023
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/fpl/CookTHG23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/CookTHG23
Hayden Cook, Zephram Tripp, Brad L. Hutchings, Jeffrey Goeders:
Improving the Reliability of FPGA CRO PUFs. FPL 2023: 311-316
2022
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/trets/CookAGGGH22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/CookAGGGH22
Hayden Cook, Jacob Arscott, Brent George, Tanner Gaskin, Jeffrey Goeders, Brad L. Hutchings:
Inducing Non-uniform FPGA Aging Using Configuration-based Short Circuits. ACM Trans. Reconfigurable Technol. Syst. 15(4): 41:1-41:33 (2022)
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/fpt/CookTTHG22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/CookTTHG22
Hayden Cook, Jonathan Thompson, Zephram Tripp, Brad L. Hutchings, Jeffrey Goeders:
Cloning the Unclonable: Physically Cloning an FPGA Ring-Oscillator PUF. FPT 2022: 1-10
2020
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/fpl/GaskinCSLGH20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/GaskinCSLGH20
Tanner Gaskin, Hayden Cook, Wesley Stirk, Robert Lucas, Jeffrey Goeders, Brad L. Hutchings:
Using Novel Configuration Techniques for Accelerated FPGA Aging. FPL 2020: 169-175

Coauthor Index

see FAQ

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.