default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDJeyanandh Paramesh
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
[j22]Xiaoliang Li
, Vincent P. J. Chung, Metin G. Guney, Tamal Mukherjee, Gary K. Fedder, Jeyanandh Paramesh:
A 46.6 μg/√Hz Single-Chip Accelerometer Exploiting a DTC-Assisted Chopper Amplifier. IEEE J. Solid State Circuits 59(2): 502-515 (2024)- 2023
- [c27]Chao Rong, Jeyanandh Paramesh, L. Richard Carley:
An Efficient Meta-Reinforcement Learning Approach for Circuit Linearity Calibration via Style Injection. MWSCAS 2023: 10-14 - [c26]Mohammad Ghaedi Bardeh, Navid Naseh, Jierui Fu, Jeyanandh Paramesh, Kamran Entesari:
A mm-wave RC PPF Quadrature Network with Gain Boosting in 22nm CMOS FDSOI. RWS 2023: 108-110 - 2022
- [j21]Susnata Mondal, Larry Richard Carley, Jeyanandh Paramesh:
Dual-Band, Two-Layer Millimeter-Wave Transceiver for Hybrid MIMO Systems. IEEE J. Solid State Circuits 57(2): 339-355 (2022) - [j20]Chao Rong, Jeyanandh Paramesh, L. Richard Carley:
A Deep Reinforcement Learning Framework for High-Dimensional Circuit Linearization. IEEE Trans. Circuits Syst. II Express Briefs 69(9): 3665-3669 (2022) - 2020
- [j19]Susnata Mondal, Jeyanandh Paramesh:
Power-Efficient Design Techniques for mm-Wave Hybrid/Digital FDD/Full-Duplex MIMO Transceivers. IEEE J. Solid State Circuits 55(8): 2011-2026 (2020) - [c25]Susnata Mondal, L. Richard Carley, Jeyanandh Paramesh:
4.4 A 28/37GHz Scalable, Reconfigurable Multi-Layer Hybrid/Digital MIMO Transceiver for TDD/FDD and Full-Duplex Communication. ISSCC 2020: 82-84 - [c24]Vaibhav Singh, Susnata Mondal, Akshay Gadre, Milind Srivastava, Jeyanandh Paramesh, Swarun Kumar:
Millimeter-wave full duplex radios. MobiCom 2020: 2:1-2:14 - [c23]Gary K. Fedder, Vincent P. J. Chung, Metin G. Guney, Xiaoliang Li, Yi-Chung Lin, Suresh Santhanam, Jeyanandh Paramesh, Tamal Mukherjee:
High-g Capacitive Accelerometer Arrays with Low Bias Instability. PLANS 2020: 9-15 - [c22]Xiaoliang Li, Vincent P. J. Chung, Metin G. Guney, Tamal Mukherjee, Gary K. Fedder, Jeyanandh Paramesh:
A Reconfigurable High-Bandwidth CMOS-MEMS Capacitive Accelerometer Array with High-g Measurement Capability and Low Bias Instability. VLSI Circuits 2020: 1-2
2010 – 2019
- 2019
- [j18]Susnata Mondal, Jeyanandh Paramesh:
A Reconfigurable 28-/37-GHz MMSE-Adaptive Hybrid-Beamforming Receiver for Carrier Aggregation and Multi-Standard MIMO Communication. IEEE J. Solid State Circuits 54(5): 1391-1406 (2019) - [j17]Mazen Soliman, Abhay Kochhar, Hoda Abdelsalam, Flavius V. Pop, Gabriel Vidal-Álvarez, Jeffrey A. Weldon, Gianluca Piazza, Jeyanandh Paramesh:
An 18 nW -47/-40 dBm Sensitivity 3/100 kbps MEMS-Assisted CMOS Wake-Up Receiver. IEEE Trans. Circuits Syst. I Regul. Pap. 66-I(11): 4439-4447 (2019) - [c21]Xiaoliang Li, Vincent P. J. Chung, Metin G. Guney, Tamal Mukherjee, Gary K. Fedder, Jeyanandh Paramesh:
A High Dynamic Range CMOS-MEMS Accelerometer Array with Drift Compensation and Fine-Grain Offset Compensation. CICC 2019: 1-4 - [c20]Susnata Mondal, Rahul Singh, Jeyanandh Paramesh:
A Reconfigurable Bidirectional 28/37/39GHz Front-End Supporting MIMO-TDD, Carrier Aggregation TDD and FDD/Full-Duplex with Self-Interference Cancellation in Digital and Fully Connected Hybrid Beamformers. ISSCC 2019: 348-350 - 2018
- [j16]Ahmed I. Hussein, Sriharsha Vasadi, Jeyanandh Paramesh:
A 450 fs 65-nm CMOS Millimeter-Wave Time-to-Digital Converter Using Statistical Element Selection for All-Digital PLLs. IEEE J. Solid State Circuits 53(2): 357-374 (2018) - [j15]Susnata Mondal, Rahul Singh, Ahmed I. Hussein, Jeyanandh Paramesh:
A 25-30 GHz Fully-Connected Hybrid Beamforming Receiver for MIMO Communication. IEEE J. Solid State Circuits 53(5): 1275-1287 (2018) - [j14]Erkan Alpman, Ahmad Khairi, Richard Dorrance, Minyoung Park, V. Srinivasa Somayazulu, Jeffrey R. Foerster, Ashoke Ravi, Jeyanandh Paramesh, Stefano Pellerano:
802.11g/n Compliant Fully Integrated Wake-Up Receiver With -72-dBm Sensitivity in 14-nm FinFET CMOS. IEEE J. Solid State Circuits 53(5): 1411-1422 (2018) - [j13]Shaolong Liu, Taimur Gibran Rabuske, Jeyanandh Paramesh, Lawrence T. Pileggi, Jorge R. Fernandes:
Analysis and Background Self-Calibration of Comparator Offset in Loop-Unrolled SAR ADCs. IEEE Trans. Circuits Syst. I Regul. Pap. 65-I(2): 458-470 (2018) - [c19]Shaolong Liu, Jeyanandh Paramesh, Larry T. Pileggi, Taimur Gibran Rabuske, Jorge Fernandcs:
A 125 MS/s 10.4 ENOB 10.1 fJ/Conv-Step Multi-Comparator SAR ADC with Comparator Noise Scaling in 65nm CMOS. ESSCIRC 2018: 22-25 - [c18]Susnata Mondal, Rahul Singh, Jeyanandh Paramesh:
A reconfigurable 28/37GHz hybrid-beamforming MIMO receiver with inter-band carrier aggregation and RF-domain LMS weight adaptation. ISSCC 2018: 72-74 - 2017
- [j12]Ahmed I. Hussein, Jeyanandh Paramesh:
Design and Self-Calibration Techniques for Inductor-Less Millimeter-Wave Frequency Dividers. IEEE J. Solid State Circuits 52(6): 1521-1541 (2017) - [j11]Ahmed I. Hussein, Sriharsha Vasadi, Jeyanandh Paramesh:
A 50-66-GHz Phase-Domain Digital Frequency Synthesizer With Low Phase Noise and Low Fractional Spurs. IEEE J. Solid State Circuits 52(12): 3329-3347 (2017) - [j10]Sandipan Kundu, Subhanshu Gupta, David J. Allstot, Jeyanandh Paramesh:
Frequency-Channelized Mismatch-Shaped Quadrature Data Converters for Carrier Aggregation in MU-MIMO LTE-A. IEEE Trans. Circuits Syst. I Regul. Pap. 64-I(1): 3-13 (2017) - [c17]Mazen Soliman, Shih-Chang Hung, Jeyanandh Paramesh:
A four-antenna baseband multipath emulator for millimeter-wave channels. ISCAS 2017: 1-4 - [c16]Ahmed I. Hussein, Sriharsha Vasadi, Mazen Soliman, Jeyanandh Paramesh:
19.3 A 50-to-66GHz 65nm CMOS all-digital fractional-N PLL with 220fsrms jitter. ISSCC 2017: 326-327 - 2015
- [j9]Sandipan Kundu, Jeyanandh Paramesh:
A Compact, Supply-Voltage Scalable 45-66 GHz Baseband-Combining CMOS Phased-Array Receiver. IEEE J. Solid State Circuits 50(2): 527-542 (2015) - [j8]Sandipan Kundu, Erkan Alpman, Julia Hsin-Lin Lu, Hasnain Lakdawala, Jeyanandh Paramesh, Byunghoo Jung, Sarit Zur, Eshel Gordon:
A 1.2 V 2.64 GS/s 8 bit 39 mW Skew-Tolerant Time-interleaved SAR ADC in 40 nm Digital LP CMOS for 60 GHz WLAN. IEEE Trans. Circuits Syst. I Regul. Pap. 62-I(8): 1929-1939 (2015) - [c15]Ahmed I. Hussein, Shadi Saberi, Jeyanandh Paramesh:
A 10 mW 60GHz 65nm CMOS DCO with 24% tuning range and 40 kHz frequency granularity. CICC 2015: 1-4 - [c14]Ahmed I. Hussein, Sandipan Kundu, Jeyanandh Paramesh:
Adaptive Beamforming Assisted Decision Feedback Equalization for Millimeter Wave Receivers. GLOBECOM 2015: 1-6 - [c13]Ronald D. Blanton, Xin Li, Ken Mai, Diana Marculescu, Radu Marculescu, Jeyanandh Paramesh, Jeff G. Schneider, Donald E. Thomas:
Statistical Learning in Chip (SLIC). ICCAD 2015: 664-669 - [c12]Sandipan Kundu, Subhanshu Gupta, David J. Allstot, Jeyanandh Paramesh:
DAC mismatch shaping for quadrature sigma-delta data converters. MWSCAS 2015: 1-4 - 2014
- [c11]Sandipan Kundu, Julia Hsin-Lin Lu, Erkan Alpman, Hasnain Lakdawala, Jeyanandh Paramesh, Byunghoo Jung, Sarit Zur, Eshel Gordon:
A 1.2 V 2.64 GS/s 8bit 39 mW skew-tolerant time-interleaved SAR ADC in 40 nm digital LP CMOS for 60 GHz WLAN. CICC 2014: 1-4 - [c10]Ronald D. Blanton, Xin Li, Ken Mai, Diana Marculescu, Radu Marculescu, Jeyanandh Paramesh, Jeff G. Schneider, Donald E. Thomas:
SLIC: Statistical learning in chip. ISIC 2014: 119-123 - 2013
- [c9]Ahmad Khairi, Chenyang Wu, Yoed Rabin, Gary K. Fedder, Jeyanandh Paramesh, David Schwartzman:
Ultra-low power frequency and duty-cycle modulated implantable pressure-temperature sensor. BioCAS 2013: 226-229 - [c8]James Downey, Jeyanandh Paramesh, Daniel D. Stancil, Tamal Mukherjee:
A stepped-frequency continuous wave ranger for aiding pedestrian navigation. WiSNet 2013: 28-30 - 2012
- [j7]Subhanshu Gupta, Yi Tang, Jeyanandh Paramesh, David J. Allstot:
Multi-rate Polyphase DSP and LMS Calibration Schemes for Oversampled ADCs. J. Signal Process. Syst. 69(3): 329-338 (2012) - [c7]Sandipan Kundu, Ahmad Khairi, Jeyanandh Paramesh:
A supply-voltage scalable, 45 nm CMOS ultra-wideband receiver for mm-wave ranging and communication. CICC 2012: 1-4 - [c6]Jeyanandh Paramesh, Sandipan Kundu, Shadi Saberi:
Low-power front-end amplification and frequency generation techniques for ultra-wideband millimeter-wave transceivers. MWSCAS 2012: 678-681 - 2011
- [c5]Cheng-Yuan Wen, Jeyanandh Paramesh, Larry T. Pileggi, Jing Li, SangBum Kim, Jonathan E. Proesel, Chung Lam:
Post-silicon calibration of analog CMOS using phase-change memory cells. ESSCIRC 2011: 423-426 - [c4]Subhanshu Gupta, Yi Tang, Kuang-Wei Cheng, Jeyanandh Paramesh, David J. Allstot:
Multi-rate polyphase DSP and LMS calibration schemes for oversampled data conversion systems. ICASSP 2011: 1585-1588
2000 – 2009
- 2009
- [j6]Dicle Ozis, Jeyanandh Paramesh, David J. Allstot:
Integrated Quadrature Couplers and Their Application in Image-Reject Receivers. IEEE J. Solid State Circuits 44(5): 1464-1476 (2009) - 2008
- [j5]Yi Tang, Kuang-Wei Cheng, Subhanshu Gupta, Jeyanandh Paramesh, David J. Allstot:
Cascaded Complex ADCs With Adaptive Digital Calibration for I/Q Mismatch. IEEE Trans. Circuits Syst. I Regul. Pap. 55-I(3): 817-827 (2008) - [c3]Subhanshu Gupta, Yi Tang, David J. Allstot, Jeyanandh Paramesh:
Hybrid modeling techniques for low OSR cascade continuous-time SigmaDelta modulators. ISCAS 2008: 2414-2417 - 2007
- [c2]Yi Tang, Subhanshu Gupta, Jeyanandh Paramesh, David J. Allstot:
A Digital-Summing Feedforward Sigma-Delta Modulator and its Application to a Cascade ADC. ISCAS 2007: 485-488 - 2006
- [j4]Mostafa Elmala, Jeyanandh Paramesh, Krishnamurthy Soumyanath:
A 90-nm CMOS Doherty power amplifier with minimum AM-PM distortion. IEEE J. Solid State Circuits 41(6): 1323-1332 (2006) - [j3]Jeyanandh Paramesh, David J. Allstot:
Analysis of the Bridged T-Coil Circuit Using the Extra-Element Theorem. IEEE Trans. Circuits Syst. II Express Briefs 53-II(12): 1408-1412 (2006) - [c1]Dicle Ozis, Jeyanandh Paramesh, David J. Allstot:
Analysis and design of lumped-element quadrature couplers with lossy passive elements. ISCAS 2006 - 2005
- [j2]Jeyanandh Paramesh, Ralph Bishop, Krishnamurthy Soumyanath, David J. Allstot:
A four-antenna receiver in 90-nm CMOS for beamforming and spatial diversity. IEEE J. Solid State Circuits 40(12): 2515-2524 (2005) - 2001
- [j1]Jeyanandh Paramesh, Annette R. von Jouanne:
Use of sigma-delta modulation to control EMI from switch-mode power supplies. IEEE Trans. Ind. Electron. 48(1): 111-117 (2001)
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-25 05:57 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
