"Memory-Efficient Accelerating Schedule for LDPC Decoder."

Kazunori Shimizu et al. (2006)

> Home

Details and statistics

DOI: 10.1109/APCCAS.2006.342426

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/ShimizuTIG06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/ShimizuTIG06
Kazunori Shimizu, Nozomu Togawa, Takeshi Ikenaga, Satoshi Goto:
Memory-Efficient Accelerating Schedule for LDPC Decoder. APCCAS 2006: 1317-1320

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.