"COOL interconnect low power interconnection technology for scalable 3D LSI ..."

Marco Chacin et al. (2011)

> Home

Details and statistics

DOI: 10.1109/COOLCHIPS.2011.5890921

access: closed

type: Conference or Workshop Paper

metadata version: 2017-10-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/coolchips/ChacinUHMOIMISK11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/coolchips/ChacinUHMOIMISK11
Marco Chacin, Hiroyuki Uchida, Michiya Hagimoto, Takashi Miyazaki, Takeshi Ohkawa, Rimon Ikeno, Yukoh Matsumoto, Fumito Imura, Motohiro Suzuki, Katsuya Kikuchi, Hiroshi Nakagawa, Masahiro Aoyagi:
COOL interconnect low power interconnection technology for scalable 3D LSI design. COOL Chips 2011: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.