"Impact of guard ring layout on the stacked low-voltage PMOS for ..."

Seian-Feng Liao et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ECCTD.2015.7300108

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ecctd/LiaoTKYCHTJL15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ecctd/LiaoTKYCHTJL15
Seian-Feng Liao, Kai-Neng Tang, Ming-Dou Ker, Jia-Rong Yeh, Hwa-Chyi Chiou, Yeh-Jen Huang, Chun-Chien Tsai, Yeh-Ning Jou, Geeng-Lih Lin:
Impact of guard ring layout on the stacked low-voltage PMOS for high-voltage ESD protection. ECCTD 2015: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.