"Test configuration minimization for the logic cells of SRAM-based FPGAs: a ..."

Michel Renovell et al. (1999)

> Home

Details and statistics

DOI: 10.1109/ETW.1999.804520

access: closed

type: Conference or Workshop Paper

metadata version: 2021-12-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ets/RenovellPFZ99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ets/RenovellPFZ99
Michel Renovell, Jean-Michel Portal, Joan Figueras, Yervant Zorian:
Test configuration minimization for the logic cells of SRAM-based FPGAs: a case study. ETW 1999: 146-151

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.