"A Fine-Grained Sparse Accelerator for Multi-Precision DNN."

Shulin Zeng et al. (2019)

> Home

Details and statistics

DOI: 10.1145/3289602.3293964

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/ZengLLKXSHWY19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ZengLLKXSHWY19
Shulin Zeng, Yujun Lin, Shuang Liang, Junlong Kang, Dongliang Xie, Yi Shan, Song Han, Yu Wang, Huazhong Yang:
A Fine-Grained Sparse Accelerator for Multi-Precision DNN. FPGA 2019: 185

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.