"Analysis and Optimization of I/O Cache Coherency Strategies for SoC-FPGA ..."

Seungwon Min et al. (2019)

> Home

Details and statistics

DOI: 10.1109/FPL.2019.00055

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/MinHEXCH19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/MinHEXCH19
Seungwon Min, Sitao Huang, Mohamed El-Hadedy, Jinjun Xiong, Deming Chen, Wen-Mei Hwu:
Analysis and Optimization of I/O Cache Coherency Strategies for SoC-FPGA Device. FPL 2019: 301-306

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.