"An Evaluation of Selective Depipelining for FPGA-Based Energy-Reducing ..."

Jack Sampson et al. (2011)

> Home

Details and statistics

DOI: 10.1109/FPL.2011.16

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-05

- view
  authority control:
- export record
  dblp key:
  - conf/fpl/SampsonAGVBBST11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/SampsonAGVBBST11
Jack Sampson, Manish Arora, Nathan Goulding-Hotta, Ganesh Venkatesh, Jonathan Babb, Vikram Bhatt, Steven Swanson, Michael Bedford Taylor:
An Evaluation of Selective Depipelining for FPGA-Based Energy-Reducing Irregular Code Coprocessors. FPL 2011: 24-29

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.