"A Novel Fault-Tolerant Last-Level Cache to Improve Reliability at ..."

Wei Liu, Zhigang Wei, Wei Du (2018)

> Home

Details and statistics

DOI: 10.1145/3194554.3194583

access: closed

type: Conference or Workshop Paper

metadata version: 2023-02-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/LiuWD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/LiuWD18
Wei Liu, Zhigang Wei, Wei Du:
A Novel Fault-Tolerant Last-Level Cache to Improve Reliability at Near-Threshold Voltage. ACM Great Lakes Symposium on VLSI 2018: 231-236

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.