default search action
"Gate matrix layout based on hierarchical net-list representations."
Shigeki Yamada, Kazuhiro Yamazaki (1991)
- Shigeki Yamada, Kazuhiro Yamazaki:
Gate matrix layout based on hierarchical net-list representations. Great Lakes Symposium on VLSI 1991: 290-295
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.