"Point Multiplication ZigZag: An Optimized Co-Processor Architecture Design ..."

Yulong Chen et al. (2023)

> Home

Details and statistics

DOI: 10.1109/ICC45041.2023.10279122

access: closed

type: Conference or Workshop Paper

metadata version: 2023-11-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icc/ChenPLS23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icc/ChenPLS23
Yulong Chen, YanJie Pei, Xiang Lu, Mengyao Shi:
Point Multiplication ZigZag: An Optimized Co-Processor Architecture Design for SM2/3 Based on RISC-V. ICC 2023: 3793-3798

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.