"Mitigating FPGA interconnect soft errors by in-place LUT inversion."

Naifeng Jing et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ICCAD.2011.6105389

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/iccad/JingLHMH11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/JingLHMH11
Naifeng Jing, Ju-Yueh Lee, Weifeng He, Zhigang Mao, Lei He:
Mitigating FPGA interconnect soft errors by in-place LUT inversion. ICCAD 2011: 582-586

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.