Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                

"Soft-Error-Tolerant Ultralow-Leakage 12T SRAM Bitcell Design."

Jianwei Jiang et al. (2019)

Details and statistics

DOI: 10.1109/ICICDT.2019.8790863

access: closed

type: Conference or Workshop Paper

metadata version: 2023-01-17