"A Fast Modular Inversion FPGA Implementation over GF(2m) using ..."

Jiakun Li et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2018.8351614

access: closed

type: Conference or Workshop Paper

metadata version: 2021-02-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/LiLXZGC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LiLXZGC18
Jiakun Li, Zhe Li, Chengbo Xue, Jingqi Zhang, Wei Gao, Shan Cao:
A Fast Modular Inversion FPGA Implementation over GF(2^m) using Modified x²ⁿ Unit. ISCAS 2018: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.