"A frequency estimation algorithm for ADPLL designs with two-cycle lock-in ..."

Chia-Tsun Wu et al. (2006)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2006.1693526

access: closed

type: Conference or Workshop Paper

metadata version: 2020-07-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/WuWWW06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/WuWWW06
Chia-Tsun Wu, Wei Wang, I-Chyn Wey, An-Yeu Wu:
A frequency estimation algorithm for ADPLL designs with two-cycle lock-in time. ISCAS 2006

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.