"Uncertainty modeling of gate delay considering multiple input switching."

Satish K. Yanamanamanda, Jun Li, Janet Meiling Wang (2005)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2005.1465123

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/YanamanamandaLW05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/YanamanamandaLW05
Satish K. Yanamanamanda, Jun Li, Janet Meiling Wang:
Uncertainty modeling of gate delay considering multiple input switching. ISCAS (3) 2005: 2457-2460

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.