"2.3 A 4.2µs-settling-time 3rd-order 2.1GHz phase-noise-rejection PLL ..."

Zhiqiang Huang et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2016.7417896

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/HuangJLL16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/HuangJLL16
Zhiqiang Huang, Bingwei Jiang, Lianming Li, Howard Cam Luong:
2.3 A 4.2µs-settling-time 3rd-order 2.1GHz phase-noise-rejection PLL using a cascaded time-amplified clock-skew sub-sampling DLL. ISSCC 2016: 40-41

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.