"A 10-to-300MHz Fractional Output Divider with -80dBc Worst-Case Fractional ..."

Yumeng Yang et al. (2023)

> Home

Details and statistics

DOI: 10.1109/ISSCC42615.2023.10067785

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/YangDYJGWC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/YangDYJGWC23
Yumeng Yang, Wei Deng, Angxiao Yan, Haikun Jia, Junlong Gong, Zhihua Wang, Baoyong Chi:
A 10-to-300MHz Fractional Output Divider with -80dBc Worst-Case Fractional Spurs Using Auxiliary-PLL-Based Background 0th/1^st/2^nd-Order DTC INL Calibration. ISSCC 2023: 228-229

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.