"Test Configuration Generation for FPGA Logic Cells."

Michel Renovell et al. (2000)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2023-07-25

- no documents available
- export record
  dblp key:
  - conf/latw/RenovellPFZ00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/latw/RenovellPFZ00
Michel Renovell, Jean-Michel Portal, Joan Figueras, Yervant Zorian:
Test Configuration Generation for FPGA Logic Cells. LATW 2000: 202-208

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.