"An open-loop 28GHz 16-phase clock generator in 28nm CMOS."

Jiu Xiong et al. (2017)

> Home

Details and statistics

DOI: 10.1109/MWSCAS.2017.8052921

access: closed

type: Conference or Workshop Paper

metadata version: 2022-06-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mwscas/XiongLDM17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/XiongLDM17
Jiu Xiong, Jin Liu, Yucheng Dai, Hlaing Minn:
An open-loop 28GHz 16-phase clock generator in 28nm CMOS. MWSCAS 2017: 305-308

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.