"Hardware Implementation on Field Programmable Gate Array of Two-Stage ..."

Tomasz Grzes, Maciej Kopczynski (2019)

> Home

Details and statistics

DOI: 10.1007/978-3-030-22815-6_38

access: closed

type: Conference or Workshop Paper

metadata version: 2019-07-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rskt/GrzesK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rskt/GrzesK19
Tomasz Grzes, Maciej Kopczynski:
Hardware Implementation on Field Programmable Gate Array of Two-Stage Algorithm for Rough Set Reduct Generation. IJCRS 2019: 495-506

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.