"Enhancing the Reliability of STT-RAM through Circuit and System Level ..."

Yunus Emre et al. (2012)

> Home

Details and statistics

DOI: 10.1109/SIPS.2012.11

access: closed

type: Conference or Workshop Paper

metadata version: 2021-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sips/EmreYSCC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sips/EmreYSCC12
Yunus Emre, Chengen Yang, Ketul Sutaria, Yu Cao, Chaitali Chakrabarti:
Enhancing the Reliability of STT-RAM through Circuit and System Level Techniques. SiPS 2012: 125-130

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.